Home
last modified time | relevance | path

Searched refs:SPI_PS_INPUT_CNTL_13__DEFAULT_VAL__SHIFT (Results 1 – 13 of 13) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h7773 #define SPI_PS_INPUT_CNTL_13__DEFAULT_VAL__SHIFT 0x00000008 macro
H A Dgfx_7_2_sh_mask.h8460 #define SPI_PS_INPUT_CNTL_13__DEFAULT_VAL__SHIFT 0x8 macro
H A Dgfx_8_0_sh_mask.h9858 #define SPI_PS_INPUT_CNTL_13__DEFAULT_VAL__SHIFT 0x8 macro
H A Dgfx_8_1_sh_mask.h10256 #define SPI_PS_INPUT_CNTL_13__DEFAULT_VAL__SHIFT 0x8 macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h15857 #define SPI_PS_INPUT_CNTL_13__DEFAULT_VAL__SHIFT … macro
H A Dgc_9_1_sh_mask.h17166 #define SPI_PS_INPUT_CNTL_13__DEFAULT_VAL__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h17041 #define SPI_PS_INPUT_CNTL_13__DEFAULT_VAL__SHIFT … macro
H A Dgc_9_4_3_sh_mask.h19340 #define SPI_PS_INPUT_CNTL_13__DEFAULT_VAL__SHIFT … macro
H A Dgc_9_4_2_sh_mask.h9290 #define SPI_PS_INPUT_CNTL_13__DEFAULT_VAL__SHIFT … macro
H A Dgc_11_0_0_sh_mask.h20989 #define SPI_PS_INPUT_CNTL_13__DEFAULT_VAL__SHIFT … macro
H A Dgc_10_1_0_sh_mask.h23362 #define SPI_PS_INPUT_CNTL_13__DEFAULT_VAL__SHIFT … macro
H A Dgc_11_0_3_sh_mask.h23319 #define SPI_PS_INPUT_CNTL_13__DEFAULT_VAL__SHIFT … macro
H A Dgc_10_3_0_sh_mask.h21496 #define SPI_PS_INPUT_CNTL_13__DEFAULT_VAL__SHIFT … macro