Home
last modified time | relevance | path

Searched refs:SPI_PS_INPUT_CNTL_31__DEFAULT_VAL_MASK (Results 1 – 13 of 13) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h7966 #define SPI_PS_INPUT_CNTL_31__DEFAULT_VAL_MASK 0x00000300L macro
H A Dgfx_7_2_sh_mask.h8631 #define SPI_PS_INPUT_CNTL_31__DEFAULT_VAL_MASK 0x300 macro
H A Dgfx_8_0_sh_mask.h10223 #define SPI_PS_INPUT_CNTL_31__DEFAULT_VAL_MASK 0x300 macro
H A Dgfx_8_1_sh_mask.h10621 #define SPI_PS_INPUT_CNTL_31__DEFAULT_VAL_MASK 0x300 macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h16250 #define SPI_PS_INPUT_CNTL_31__DEFAULT_VAL_MASK … macro
H A Dgc_9_1_sh_mask.h17559 #define SPI_PS_INPUT_CNTL_31__DEFAULT_VAL_MASK … macro
H A Dgc_9_2_1_sh_mask.h17434 #define SPI_PS_INPUT_CNTL_31__DEFAULT_VAL_MASK … macro
H A Dgc_9_4_3_sh_mask.h19733 #define SPI_PS_INPUT_CNTL_31__DEFAULT_VAL_MASK … macro
H A Dgc_9_4_2_sh_mask.h9683 #define SPI_PS_INPUT_CNTL_31__DEFAULT_VAL_MASK … macro
H A Dgc_11_0_0_sh_mask.h21442 #define SPI_PS_INPUT_CNTL_31__DEFAULT_VAL_MASK … macro
H A Dgc_10_1_0_sh_mask.h23755 #define SPI_PS_INPUT_CNTL_31__DEFAULT_VAL_MASK … macro
H A Dgc_11_0_3_sh_mask.h23772 #define SPI_PS_INPUT_CNTL_31__DEFAULT_VAL_MASK … macro
H A Dgc_10_3_0_sh_mask.h21926 #define SPI_PS_INPUT_CNTL_31__DEFAULT_VAL_MASK … macro