| /openbsd/gnu/llvm/llvm/lib/Target/ARM/MCTargetDesc/ |
| H A D | ARMAddressingModes.h | 27 enum ShiftOpc { enum
44 inline const char *getShiftOpcStr(ShiftOpc Op) { in getShiftOpcStr()
56 inline unsigned getShiftOpcEncoding(ShiftOpc Op) { in getShiftOpcEncoding()
112 inline unsigned getSORegOpc(ShiftOpc ShOp, unsigned Imm) { in getSORegOpc()
116 inline ShiftOpc getSORegShOp(unsigned Op) { return (ShiftOpc)(Op & 7); } in getSORegShOp()
413 inline unsigned getAM2Opc(AddrOpc Opc, unsigned Imm12, ShiftOpc SO,
425 inline ShiftOpc getAM2ShiftOpc(unsigned AM2Opc) { in getAM2ShiftOpc()
426 return (ShiftOpc)((AM2Opc >> 13) & 7); in getAM2ShiftOpc()
|
| H A D | ARMMCCodeEmitter.cpp | 246 unsigned getShiftOp(ARM_AM::ShiftOpc ShOpc) const { in getShiftOp()
1259 ARM_AM::ShiftOpc ShOp = ARM_AM::getAM2ShiftOpc(MO2.getImm()); in getLdStSORegOpValue()
1297 ARM_AM::ShiftOpc ShOp = ARM_AM::getAM2ShiftOpc(Imm); in getAddrMode2OffsetOpValue()
1512 ARM_AM::ShiftOpc SOpc = ARM_AM::getSORegShOp(MO2.getImm()); in getSORegRegOpValue()
1557 ARM_AM::ShiftOpc SOpc = ARM_AM::getSORegShOp(MO1.getImm()); in getSORegImmOpValue()
1666 ARM_AM::ShiftOpc SOpc = ARM_AM::getSORegShOp(MO1.getImm()); in getT2SORegOpValue()
|
| H A D | ARMInstPrinter.cpp | 53 static void printRegImmShift(raw_ostream &O, ARM_AM::ShiftOpc ShOpc, in printRegImmShift()
406 ARM_AM::ShiftOpc ShOpc = ARM_AM::getSORegShOp(MO3.getImm()); in printSORegRegOperand()
|
| /openbsd/gnu/llvm/llvm/lib/Target/ARM/ |
| H A D | ARMSelectionDAGInfo.h | 23 static inline ShiftOpc getShiftOpcForNode(unsigned Opcode) { in getShiftOpcForNode()
|
| H A D | ARMInstructionSelector.cpp | 62 bool selectShift(unsigned ShiftOpc, MachineInstrBuilder &MIB) const;
804 bool ARMInstructionSelector::selectShift(unsigned ShiftOpc, in selectShift() argument
808 MIB.addImm(ShiftOpc); in selectShift()
1060 return selectShift(ARM_AM::ShiftOpc::lsr, MIB); in select()
1062 return selectShift(ARM_AM::ShiftOpc::asr, MIB); in select()
1064 return selectShift(ARM_AM::ShiftOpc::lsl, MIB); in select()
|
| H A D | ARMFastISel.cpp | 181 bool SelectShift(const Instruction *I, ARM_AM::ShiftOpc ShiftTy);
2698 ARM_AM::ShiftOpc Shift = (ARM_AM::ShiftOpc) ITP->Shift; in ARMEmitIntExt()
2725 ARM_AM::ShiftOpc ShiftAM = isLsl ? ARM_AM::lsl : Shift; in ARMEmitIntExt()
2771 ARM_AM::ShiftOpc ShiftTy) { in SelectShift()
|
| H A D | ARMISelDAGToDAG.cpp | 92 ARM_AM::ShiftOpc ShOpcVal, unsigned ShAmt);
543 ARM_AM::ShiftOpc ShOpcVal, in isShifterOpProfitable()
616 ARM_AM::ShiftOpc ShOpcVal = ARM_AM::getShiftOpcForNode(N.getOpcode()); in SelectImmShifterOperand()
640 ARM_AM::ShiftOpc ShOpcVal = ARM_AM::getShiftOpcForNode(N.getOpcode()); in SelectRegShifterOperand()
762 ARM_AM::ShiftOpc ShOpcVal = in SelectLdStSOReg()
842 ARM_AM::ShiftOpc ShOpcVal = ARM_AM::getShiftOpcForNode(N.getOpcode()); in SelectAddrMode2OffsetReg()
1511 ARM_AM::ShiftOpc ShOpcVal = ARM_AM::getShiftOpcForNode(OffReg.getOpcode()); in SelectT2AddrModeSoReg()
3385 ARM_AM::ShiftOpc ShOpcVal = ARM_AM::getShiftOpcForNode(ISD::SRL); in tryV6T2BitfieldExtractOp()
|
| H A D | ARMBaseInstrInfo.cpp | 235 ARM_AM::ShiftOpc ShOpc = ARM_AM::getAM2ShiftOpc(OffImm); in convertToThreeAddress()
|
| H A D | ARMISelLowering.cpp | 19586 ARM_AM::ShiftOpc ShOpcVal= in getARMIndexedAddressParts()
|
| /openbsd/gnu/llvm/llvm/lib/Target/Hexagon/ |
| H A D | HexagonSplitDouble.cpp | 799 unsigned ShiftOpc = Left ? S2_asl_i_r in splitShift() local
837 BuildMI(B, MI, DL, TII->get(ShiftOpc), (Left ? LoR : TmpR)) in splitShift()
854 BuildMI(B, MI, DL, TII->get(ShiftOpc), HiR) in splitShift()
883 BuildMI(B, MI, DL, TII->get(ShiftOpc), (Left ? HiR : LoR)) in splitShift()
|
| /openbsd/gnu/llvm/llvm/lib/Target/ARM/AsmParser/ |
| H A D | ARMAsmParser.cpp | 457 bool parseMemRegOffsetShift(ARM_AM::ShiftOpc &ShiftType,
862 ARM_AM::ShiftOpc ShiftType; // Shift type for OffsetReg
872 ARM_AM::ShiftOpc ShiftTy;
882 ARM_AM::ShiftOpc ShiftTy;
889 ARM_AM::ShiftOpc ShiftTy;
3649 CreateShiftedRegister(ARM_AM::ShiftOpc ShTy, unsigned SrcReg, in CreateShiftedRegister()
4151 ARM_AM::ShiftOpc ShiftTy = StringSwitch<ARM_AM::ShiftOpc>(lowerCase) in tryParseShiftRegister()
5665 ARM_AM::ShiftOpc ShiftTy = ARM_AM::no_shift; in parsePostIdxReg()
6005 ARM_AM::ShiftOpc ShiftType = ARM_AM::no_shift; in parseMemory()
10152 ARM_AM::ShiftOpc ShiftTy; in processInstruction()
[all …]
|
| /openbsd/gnu/llvm/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineShifts.cpp | 1006 auto ShiftOpc = ShrAmtC > ShAmtC ? Shr->getOpcode() : Instruction::Shl; in visitShl() local
1012 Value *NewShift = Builder.CreateBinOp(ShiftOpc, X, ShiftDiffC, "sh.diff"); in visitShl()
|
| /openbsd/gnu/llvm/llvm/lib/Target/ARM/Disassembler/ |
| H A D | ARMDisassembler.cpp | 1672 ARM_AM::ShiftOpc Shift = ARM_AM::lsl; in DecodeSORegImmOperand()
1712 ARM_AM::ShiftOpc Shift = ARM_AM::lsl; in DecodeSORegRegOperand()
2110 ARM_AM::ShiftOpc Opc = ARM_AM::lsl; in DecodeAddrMode2IdxInstruction()
2156 ARM_AM::ShiftOpc ShOp = ARM_AM::lsl; in DecodeSORegMemOperand()
|
| /openbsd/gnu/llvm/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 26646 unsigned ShiftOpc; in getTargetVShiftByConstNode() local
26650 ShiftOpc = ISD::SHL; in getTargetVShiftByConstNode()
26653 ShiftOpc = ISD::SRL; in getTargetVShiftByConstNode()
26656 ShiftOpc = ISD::SRA; in getTargetVShiftByConstNode()
31032 unsigned ShiftOpc = IsFSHR ? ISD::SRL : ISD::SHL; in LowerFunnelShift() local
31085 Res = DAG.getNode(ShiftOpc, DL, WideVT, Res, AmtMod); in LowerFunnelShift()
31094 supportedVectorVarShift(ExtVT, Subtarget, ShiftOpc)) { in LowerFunnelShift()
31100 SDValue Lo = DAG.getNode(ShiftOpc, DL, ExtVT, RLo, ALo); in LowerFunnelShift()
31101 SDValue Hi = DAG.getNode(ShiftOpc, DL, ExtVT, RHi, AHi); in LowerFunnelShift()
31276 unsigned ShiftOpc = IsROTL ? ISD::SHL : ISD::SRL; in LowerRotate() local
[all …]
|
| /openbsd/gnu/llvm/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelDAGToDAG.cpp | 3313 unsigned ShiftOpc = (VT == MVT::i32) ? AArch64::UBFMWri : AArch64::UBFMXri; in tryBitfieldInsertOpFromOr() local
3323 ShiftOpc, DL, VT, Src, CurDAG->getTargetConstant(LsrImm, DL, VT), in tryBitfieldInsertOpFromOr()
|
| /openbsd/gnu/llvm/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | TargetLowering.cpp | 991 unsigned ShiftOpc = Op.getOpcode(); in combineShiftToAVG() local
1003 switch (ShiftOpc) { in combineShiftToAVG()
|