Home
last modified time | relevance | path

Searched refs:V3 (Results 1 – 25 of 98) sorted by relevance

1234

/openbsd/gnu/llvm/llvm/lib/Support/
H A Dxxhash.cpp81 uint64_t V3 = Seed + 0; in xxHash64() local
89 V3 = round(V3, endian::read64le(P)); in xxHash64()
95 H64 = rotl64(V1, 1) + rotl64(V2, 7) + rotl64(V3, 12) + rotl64(V4, 18); in xxHash64()
98 H64 = mergeRound(H64, V3); in xxHash64()
/openbsd/gnu/llvm/llvm/lib/Target/SystemZ/
H A DSystemZInstrFormats.td1059 bits<5> V3;
1069 let Inst{10} = V3{4};
1081 bits<5> V3;
1129 bits<5> V3;
1250 bits<5> V3;
1279 bits<5> V3;
1309 bits<5> V3;
1339 bits<5> V3;
1448 bits<5> V3;
1497 bits<5> V3;
[all …]
/openbsd/gnu/llvm/llvm/examples/IRTransforms/
H A DSimplifyCFG.cpp47 enum TutorialVersion { V1, V2, V3 }; enumerator
53 clEnumValN(V3, "v3", "version 3"),
55 clEnumValN(V3, "", "")));
381 case V3: { in run()
/openbsd/gnu/llvm/llvm/lib/Target/VE/
H A DVECallingConv.td107 CCAssignToReg<[V0, V1, V2, V3, V4, V5, V6, V7]>>,
110 CCAssignToReg<[V0, V1, V2, V3, V4, V5, V6, V7]>>,
128 CCAssignToReg<[V0, V1, V2, V3, V4, V5, V6, V7]>>,
131 CCAssignToReg<[V0, V1, V2, V3, V4, V5, V6, V7]>>,
/openbsd/gnu/usr.bin/gcc/gcc/testsuite/g++.old-deja/g++.ns/
H A Dkoenig8.C10 void V3 () in V3() function
/openbsd/usr.bin/file/magdir/
H A Dxenix32 >0x1e leshort &0x8000 V3.0
63 >0x1e leshort &0x8000 V3.0
H A Dibm60006 0 beshort 0x01df executable (RISC System/6000 V3.1) or obj module
/openbsd/regress/lib/libcrypto/x509/bettertls/certificates/
H A D703.crt13 jVRPZGUZ6so00gAugaJcFEmyP6rw1erBs3JVgHXSoceRKvyZq2/V3/c0pJSAbvUs
H A D1835.crt14 eie2k+V3/vj0SiccffadHfagnQxe45rIeToInns6AtcTCxZZZ3DhU6MdsIbG4UmP
H A D1381.key16 V3+uCET7O9dcWcUXEpY7iGVQi46wPD/DveAnmAxuN5AjeagNswRCqh2/Zg2JAcXP
H A D2767.chain36 +7h6pHPoNGMxLOe5zpxSQILuuhP2NMzLSyDX6+LLQCdYpRVuhnXVzgQ+3AAZ2+V3
H A D1525.chain22 V3/R+SD5TJSp0SJ4ff432mU=
/openbsd/gnu/llvm/llvm/lib/Target/PowerPC/
H A DPPCCallingConv.td96 CCAssignToReg<[V2, V3, V4, V5, V6, V7, V8, V9]>>>,
102 CCAssignToReg<[V2, V3, V4, V5, V6, V7, V8, V9]>>>
153 CCAssignToReg<[V2, V3, V4, V5, V6, V7, V8, V9]>>>,
156 CCAssignToReg<[V2, V3, V4, V5, V6, V7, V8, V9]>>>
231 CCIfSubtarget<"hasAltivec()", CCAssignToReg<[V2, V3, V4, V5, V6, V7,
236 CCIfSubtarget<"hasAltivec()", CCAssignToReg<[V2, V3, V4, V5, V6, V7,
/openbsd/gnu/llvm/llvm/include/llvm/BinaryFormat/
H A DAMDGPUMetadataVerifier.h35 namespace V3 {
/openbsd/gnu/llvm/llvm/lib/Target/Hexagon/
H A DHexagonCallingConv.td116 CCAssignToReg<[V0,V1,V2,V3,V4,V5,V6,V7,V8,V9,V10,V11,V12,V13,V14,V15]>>>,
130 CCAssignToReg<[V0,V1,V2,V3,V4,V5,V6,V7,V8,V9,V10,V11,V12,V13,V14,V15]>>>,
H A DHexagonHardwareLoops.cpp1541 int64_t V1, V3; in checkForImmediate() local
1542 if (!checkForImmediate(S1, V1) || !checkForImmediate(S3, V3)) in checkForImmediate()
1547 TV = V1 | (V3 << 32); in checkForImmediate()
1549 TV = V3 | (V1 << 32); in checkForImmediate()
/openbsd/gnu/llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/
H A DAMDGPUTargetStreamer.cpp284 HSAMD::V3::MetadataVerifier Verifier(Strict); in EmitHSAMetadata()
292 OS << '\t' << HSAMD::V3::AssemblerDirectiveBegin << '\n'; in EmitHSAMetadata()
294 OS << '\t' << HSAMD::V3::AssemblerDirectiveEnd << '\n'; in EmitHSAMetadata()
775 HSAMD::V3::MetadataVerifier Verifier(Strict); in EmitHSAMetadata()
/openbsd/gnu/usr.bin/gcc/gcc/config/h8300/
H A Dh8300.md1139 "bld\\t%V3,%X2\;bor\\t%V3,%X0\;bst\\t%V3,%X0"
1155 return \"bld\\t%V3,%t2\;bor\\t%V3,%t0\;bst\\t%V3,%t0\";
1157 return \"bld\\t%V3,%s2\;bor\\t%V3,%s0\;bst\\t%V3,%s0\";
1174 return \"bld\\t%V3,%x2\;bor\\t%V3,%x0\;bst\\t%V3,%x0\";
1176 return \"bld\\t%V3,%w2\;bor\\t%V3,%w0\;bst\\t%V3,%w0\";
/openbsd/gnu/llvm/llvm/utils/PerfectShuffle/
H A DPerfectShuffle.cpp33 unsigned V2, unsigned V3) { in MakeMask() argument
34 return (V0 << (3*4)) | (V1 << (2*4)) | (V2 << (1*4)) | (V3 << (0*4)); in MakeMask()
/openbsd/gnu/llvm/llvm/lib/BinaryFormat/
H A DAMDGPUMetadataVerifier.cpp26 namespace V3 { namespace
/openbsd/gnu/llvm/llvm/include/llvm/Support/
H A DAMDGPUMetadata.h457 namespace V3 {
/openbsd/gnu/lib/libstdc++/libstdc++/testsuite/
H A DREADME166 The V3 testing framework supports, or will eventually support,
168 testcases. All V3-keywords are of the form @xxx@. Currently plans
/openbsd/gnu/llvm/llvm/lib/Target/ARM/
H A DARMISelDAGToDAG.cpp1893 SDValue V2, SDValue V3) { in createQuadSRegsNode() argument
1902 V2, SubReg2, V3, SubReg3 }; in createQuadSRegsNode()
1908 SDValue V2, SDValue V3) { in createQuadDRegsNode() argument
1917 V2, SubReg2, V3, SubReg3 }; in createQuadDRegsNode()
1923 SDValue V2, SDValue V3) { in createQuadQRegsNode() argument
1932 V2, SubReg2, V3, SubReg3 }; in createQuadQRegsNode()
2321 SDValue V3 = (NumVecs == 3) in SelectVST() local
2324 SrcReg = SDValue(createQuadDRegsNode(MVT::v4i64, V0, V1, V2, V3), 0); in SelectVST()
2372 SDValue V3 = (NumVecs == 3) in SelectVST() local
2498 SDValue V3 = (NumVecs == 3) in SelectVLDSTLane() local
[all …]
/openbsd/gnu/gcc/gcc/config/arm/
H A Darm-cores.def43 /* V3 Architecture Processors */
/openbsd/gnu/llvm/llvm/lib/Target/SystemZ/MCTargetDesc/
H A DSystemZMCTargetDesc.cpp107 SystemZ::V0, SystemZ::V1, SystemZ::V2, SystemZ::V3,

1234