Home
last modified time | relevance | path

Searched refs:VGA_INTERRUPT_CONTROL__VGA_REG_ACCESS_INT_MASK__SHIFT (Results 1 – 19 of 19) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_sh_mask.h9494 #define VGA_INTERRUPT_CONTROL__VGA_REG_ACCESS_INT_MASK__SHIFT 0x00000008 macro
H A Ddce_8_0_sh_mask.h11098 #define VGA_INTERRUPT_CONTROL__VGA_REG_ACCESS_INT_MASK__SHIFT 0x8 macro
H A Ddce_10_0_sh_mask.h11482 #define VGA_INTERRUPT_CONTROL__VGA_REG_ACCESS_INT_MASK__SHIFT 0x8 macro
H A Ddce_11_0_sh_mask.h11294 #define VGA_INTERRUPT_CONTROL__VGA_REG_ACCESS_INT_MASK__SHIFT 0x8 macro
H A Ddce_11_2_sh_mask.h12548 #define VGA_INTERRUPT_CONTROL__VGA_REG_ACCESS_INT_MASK__SHIFT 0x8 macro
H A Ddce_12_0_sh_mask.h2115 #define VGA_INTERRUPT_CONTROL__VGA_REG_ACCESS_INT_MASK__SHIFT … macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_sh_mask.h152 #define VGA_INTERRUPT_CONTROL__VGA_REG_ACCESS_INT_MASK__SHIFT … macro
H A Ddcn_1_0_sh_mask.h1665 #define VGA_INTERRUPT_CONTROL__VGA_REG_ACCESS_INT_MASK__SHIFT … macro
H A Ddcn_2_1_0_sh_mask.h166 #define VGA_INTERRUPT_CONTROL__VGA_REG_ACCESS_INT_MASK__SHIFT … macro
H A Ddcn_3_0_1_sh_mask.h563 #define VGA_INTERRUPT_CONTROL__VGA_REG_ACCESS_INT_MASK__SHIFT … macro
H A Ddcn_3_2_1_sh_mask.h4350 #define VGA_INTERRUPT_CONTROL__VGA_REG_ACCESS_INT_MASK__SHIFT … macro
H A Ddcn_3_1_2_sh_mask.h7219 #define VGA_INTERRUPT_CONTROL__VGA_REG_ACCESS_INT_MASK__SHIFT … macro
H A Ddcn_3_1_5_sh_mask.h5061 #define VGA_INTERRUPT_CONTROL__VGA_REG_ACCESS_INT_MASK__SHIFT … macro
H A Ddcn_3_1_4_sh_mask.h7704 #define VGA_INTERRUPT_CONTROL__VGA_REG_ACCESS_INT_MASK__SHIFT … macro
H A Ddcn_3_1_6_sh_mask.h7870 #define VGA_INTERRUPT_CONTROL__VGA_REG_ACCESS_INT_MASK__SHIFT … macro
H A Ddcn_3_0_2_sh_mask.h165 #define VGA_INTERRUPT_CONTROL__VGA_REG_ACCESS_INT_MASK__SHIFT … macro
H A Ddcn_2_0_0_sh_mask.h165 #define VGA_INTERRUPT_CONTROL__VGA_REG_ACCESS_INT_MASK__SHIFT … macro
H A Ddcn_3_0_0_sh_mask.h146 #define VGA_INTERRUPT_CONTROL__VGA_REG_ACCESS_INT_MASK__SHIFT … macro
H A Ddcn_3_2_0_sh_mask.h4349 #define VGA_INTERRUPT_CONTROL__VGA_REG_ACCESS_INT_MASK__SHIFT … macro