Home
last modified time | relevance | path

Searched refs:WREG32_SOC15_DPG_MODE_1_0 (Results 1 – 2 of 2) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/amdgpu/
H A Dvcn_v1_0.c428 WREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_UDEC_ADDR_CONFIG, in vcn_v1_0_mc_resume_dpg_mode()
996 WREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_MASTINT_EN, in vcn_v1_0_start_dpg_mode()
1000 WREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_LMI_CTRL, in vcn_v1_0_start_dpg_mode()
1016 WREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_MPC_CNTL, in vcn_v1_0_start_dpg_mode()
1019 WREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_MPC_SET_MUXA0, in vcn_v1_0_start_dpg_mode()
1025 WREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_MPC_SET_MUXB0, in vcn_v1_0_start_dpg_mode()
1031 WREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_MPC_SET_MUX, in vcn_v1_0_start_dpg_mode()
1045 WREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_LMI_CTRL2, in vcn_v1_0_start_dpg_mode()
1050 WREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_MASTINT_EN, in vcn_v1_0_start_dpg_mode()
1055 WREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_LMI_CTRL, in vcn_v1_0_start_dpg_mode()
[all …]
H A Damdgpu_vcn.h91 #define WREG32_SOC15_DPG_MODE_1_0(ip, inst_idx, reg, value, mask, sram_sel) \ macro