Home
last modified time | relevance | path

Searched refs:cfgBIFPLR5_LANE_0_MARGINING_LANE_CNTL (Results 1 – 2 of 2) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/nbio/
H A Dnbio_7_7_0_offset.h3271 #define cfgBIFPLR5_LANE_0_MARGINING_LANE_CNTL … macro
H A Dnbio_7_2_0_offset.h3658 #define cfgBIFPLR5_LANE_0_MARGINING_LANE_CNTL … macro