/openbsd/gnu/llvm/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPURegBankCombiner.cpp | 279 MachineInstr *Src0 = getDefIgnoringCopies(MI.getOperand(2).getReg(), MRI); in matchFPMed3ToClamp() 280 MachineInstr *Src1 = getDefIgnoringCopies(MI.getOperand(3).getReg(), MRI); in matchFPMed3ToClamp() 281 MachineInstr *Src2 = getDefIgnoringCopies(MI.getOperand(4).getReg(), MRI); in matchFPMed3ToClamp() 295 MachineInstr *Op3 = getDefIgnoringCopies(MI.getOperand(4).getReg(), MRI); in matchFPMed3ToClamp()
|
H A D | AMDGPUGlobalISelUtils.cpp | 22 MachineInstr *Def = getDefIgnoringCopies(Reg, MRI); in getBaseWithConstantOffset()
|
H A D | AMDGPUInstructionSelector.cpp | 731 MachineInstr *Src1Def = getDefIgnoringCopies(Src1, *MRI); in selectG_BUILD_VECTOR() 1624 OffsetDef = getDefIgnoringCopies(BaseOffset, *MRI); in selectDSGWSIntrinsic() 3170 const MachineInstr *Def = getDefIgnoringCopies(Reg, MRI); in matchZeroExtendFromS32() 3513 MachineInstr *MI = getDefIgnoringCopies(Src, *MRI); in selectVOP3ModsImpl() 3518 MI = getDefIgnoringCopies(Src, *MRI); in selectVOP3ModsImpl() 3633 const MachineInstr *Def = getDefIgnoringCopies(Reg, *MRI); in selectVOP3NoMods() 4476 MachineInstr *RootI = getDefIgnoringCopies(Root, MRI); in getPtrBaseWithConstantOffset() 4930 MachineInstr *MI = getDefIgnoringCopies(Src, *MRI); in selectVOP3PMadMixModsImpl() 4934 MI = getDefIgnoringCopies(Src, *MRI); in selectVOP3PMadMixModsImpl() 4943 MI = getDefIgnoringCopies(Src, *MRI); in selectVOP3PMadMixModsImpl() [all …]
|
H A D | AMDGPURegisterBankInfo.cpp | 1238 MachineInstr *Def = getDefIgnoringCopies(Reg, MRI); in getSrcRegIgnoringCopies()
|
/openbsd/gnu/llvm/llvm/include/llvm/CodeGen/GlobalISel/ |
H A D | Utils.h | 235 MachineInstr *getDefIgnoringCopies(Register Reg, 252 MachineInstr *DefMI = getDefIgnoringCopies(Reg, MRI); in getOpcodeDef()
|
H A D | LegalizationArtifactCombiner.h | 950 MachineInstr *SrcDef = getDefIgnoringCopies(SrcReg, MRI); in tryCombineUnmergeValues() 1015 MergeI = getDefIgnoringCopies(SrcDef->getOperand(1).getReg(), MRI); in tryCombineUnmergeValues()
|
/openbsd/gnu/llvm/llvm/lib/CodeGen/GlobalISel/ |
H A D | Utils.cpp | 461 MachineInstr *llvm::getDefIgnoringCopies(Register Reg, in getDefIgnoringCopies() function in llvm 477 MachineInstr *DefMI = getDefIgnoringCopies(Reg, MRI); in getOpcodeDef() 1034 MachineInstr *MI = getDefIgnoringCopies(VReg, MRI); in getAnyConstantSplat() 1261 const MachineInstr *Def = getDefIgnoringCopies(Reg, MRI); in matchUnaryPredicate() 1274 const MachineInstr *SrcDef = getDefIgnoringCopies(SrcElt, MRI); in matchUnaryPredicate()
|
H A D | LoadStoreOpt.cpp | 152 auto *Base0Def = getDefIgnoringCopies(BasePtr0.BaseReg, MRI); in aliasIsKnownForLoadStore() 153 auto *Base1Def = getDefIgnoringCopies(BasePtr1.BaseReg, MRI); in aliasIsKnownForLoadStore()
|
H A D | CombinerHelper.cpp | 1005 MachineInstr *BaseDef = getDefIgnoringCopies(Base, MRI); in findPreIndexCandidate() 2298 MachineInstr *SrcMI = getDefIgnoringCopies(SrcReg, MRI); in matchCombineTruncOfShift() 2736 MachineInstr *LeftHandInst = getDefIgnoringCopies(LHSReg, MRI); in matchHoistLogicOpWithSameOpcodeHands() 2737 MachineInstr *RightHandInst = getDefIgnoringCopies(RHSReg, MRI); in matchHoistLogicOpWithSameOpcodeHands() 3918 auto *DefMI = getDefIgnoringCopies(MI.getOperand(Idx).getReg(), MRI); in matchExtendThroughPhis() 3926 InSrcs.insert(getDefIgnoringCopies(MI.getOperand(Idx).getReg(), MRI)); in matchExtendThroughPhis() 4744 MachineInstr *LHSInst = getDefIgnoringCopies(AndLHS, MRI); in matchNarrowBinopFeedingAnd() 5134 auto *RHSDef = cast<GenericMachineInstr>(getDefIgnoringCopies(RHS, MRI)); in buildSDivUsingMul() 5861 auto *TrueDef = getDefIgnoringCopies(TrueReg, MRI); in matchSelectToLogical() 5862 auto *FalseDef = getDefIgnoringCopies(FalseReg, MRI); in matchSelectToLogical()
|
H A D | CallLowering.cpp | 1015 MachineInstr *RegDef = getDefIgnoringCopies(OutInfo.Regs[0], MRI); in parametersInCSRMatch()
|
/openbsd/gnu/llvm/llvm/lib/Target/AArch64/GISel/ |
H A D | AArch64PostLegalizerLowering.cpp | 809 MachineInstr *Def = getDefIgnoringCopies(CmpOp, MRI); in getCmpOperandFoldingProfit() 824 getDefIgnoringCopies(Def->getOperand(1).getReg(), MRI); in getCmpOperandFoldingProfit() 866 MachineInstr *Def = getDefIgnoringCopies(Reg, MRI); in trySwapICmpOperands()
|
H A D | AArch64InstructionSelector.cpp | 1396 while (MachineInstr *MI = getDefIgnoringCopies(Reg, MRI)) { in getTestBitReg() 5123 MachineInstr *LHSDef = getDefIgnoringCopies(LHS.getReg(), MRI); in tryFoldIntegerCompare() 5124 MachineInstr *RHSDef = getDefIgnoringCopies(RHS.getReg(), MRI); in tryFoldIntegerCompare() 6176 MachineInstr *ExtInst = getDefIgnoringCopies(OffsetReg, MRI); in selectExtendedSHL() 6240 getDefIgnoringCopies(PtrAdd->getOperand(2).getReg(), MRI); in selectAddrModeShiftedExtendXReg() 6373 MachineInstr *OffsetInst = getDefIgnoringCopies(RHS.getReg(), MRI); in selectAddrModeWRO() 6707 MachineInstr *RootDef = getDefIgnoringCopies(Root.getReg(), MRI); in selectArithExtendedRegister() 6726 MachineInstr *ExtDef = getDefIgnoringCopies(LHS.getReg(), MRI); in selectArithExtendedRegister()
|