Home
last modified time | relevance | path

Searched refs:isImm (Results 1 – 25 of 248) sorted by relevance

12345678910

/openbsd/gnu/llvm/llvm/lib/Target/VE/MCTargetDesc/
H A DVEInstPrinter.cpp56 if (MO.isImm()) { in printOperand()
78 if (MI->getOperand(OpNum + 2).isImm() && in printMemASXOperand()
84 if (MI->getOperand(OpNum + 1).isImm() && in printMemASXOperand()
86 MI->getOperand(OpNum).isImm() && MI->getOperand(OpNum).getImm() == 0) { in printMemASXOperand()
87 if (MI->getOperand(OpNum + 2).isImm() && in printMemASXOperand()
95 if (MI->getOperand(OpNum + 1).isImm() && in printMemASXOperand()
122 if (MI->getOperand(OpNum + 1).isImm() && in printMemASOperandASX()
129 if (MI->getOperand(OpNum + 1).isImm() && in printMemASOperandASX()
153 if (MI->getOperand(OpNum + 1).isImm() && in printMemASOperandRRM()
160 if (MI->getOperand(OpNum + 1).isImm() && in printMemASOperandRRM()
[all …]
H A DVEMCCodeEmitter.cpp95 if (MO.isImm()) in getMachineOpValue()
120 if (MO.isReg() || MO.isImm()) in getBranchTargetOpValue()
132 if (MO.isImm()) in getCCOpValue()
142 if (MO.isImm()) in getRDOpValue()
/openbsd/gnu/llvm/llvm/lib/Target/Xtensa/MCTargetDesc/
H A DXtensaInstPrinter.cpp62 else if (MC.isImm()) in printOperand()
96 if (MI->getOperand(OpNum).isImm()) { in printBranchTarget()
111 if (MC.isImm()) { in printJumpTarget()
127 if (MC.isImm()) { in printCallOperand()
142 if (MC.isImm()) { in printL32RTarget()
159 if (MI->getOperand(OpNum).isImm()) { in printImm8_AsmOperand()
171 if (MI->getOperand(OpNum).isImm()) { in printImm8_sh8_AsmOperand()
183 if (MI->getOperand(OpNum).isImm()) { in printImm12_AsmOperand()
194 if (MI->getOperand(OpNum).isImm()) { in printImm12m_AsmOperand()
205 if (MI->getOperand(OpNum).isImm()) { in printUimm4_AsmOperand()
[all …]
/openbsd/gnu/llvm/llvm/lib/Target/AArch64/MCTargetDesc/
H A DAArch64MCCodeEmitter.cpp234 if (MO.isImm()) in getLdStUImm12OpValue()
255 if (MO.isImm()) in getAdrLabelOpValue()
286 if (MO.isImm()) in getAddSubImmOpValue()
317 if (MO.isImm()) in getCondBranchTargetOpValue()
339 if (MO.isImm()) in getLoadLiteralOpValue()
367 if (MO.isImm()) in getMoveWideImmOpValue()
387 if (MO.isImm()) in getTestBranchTargetOpValue()
409 if (MO.isImm()) in getBranchTargetOpValue()
614 assert(MO.isImm() && "Expected an immediate value!"); in getSVEIncDecImm()
625 assert(MO.isImm() && in getMoveVecShifterOpValue()
[all …]
/openbsd/gnu/llvm/llvm/lib/Target/Mips/MCTargetDesc/
H A DMipsMCCodeEmitter.cpp60 assert(Inst.getOperand(2).isImm()); in LowerLargeShift()
284 if (MO.isImm()) in getBranchTargetOpValueMMR6()
307 if (MO.isImm()) in getBranchTargetOpValueLsl2MMR6()
459 if (MO.isImm()) in getBranchTarget26OpValueMM()
535 if (MO.isImm()) { in getUImm5Lsl2Encoding()
553 if (MO.isImm()) { in getSImm3Lsa2Value()
566 if (MO.isImm()) { in getUImm6Lsl2Encoding()
579 if (MO.isImm()) { in getSImm9AddiuspValue()
739 } else if (MO.isImm()) { in getMachineOpValue()
959 if (MO.isImm()) { in getSimm19Lsl2Encoding()
[all …]
/openbsd/gnu/llvm/llvm/lib/Target/Xtensa/AsmParser/
H A DXtensaAsmParser.cpp145 bool isImm8() const { return isImm(-128, 127); } in isImm8()
148 return isImm(-32768, 32512) && in isImm8_sh8()
157 return isImm(0, 60) && in isOffset4m32()
164 return isImm(0, 510) && in isOffset8m16()
169 return isImm(0, 1020) && in isOffset8m32()
173 bool isUimm4() const { return isImm(0, 15); } in isUimm4()
175 bool isUimm5() const { return isImm(0, 31); } in isUimm5()
177 bool isImm8n_7() const { return isImm(-8, 7); } in isImm8n_7()
179 bool isShimm1_31() const { return isImm(1, 31); } in isShimm1_31()
181 bool isImm16_31() const { return isImm(16, 31); } in isImm16_31()
[all …]
/openbsd/gnu/llvm/llvm/lib/Target/PowerPC/MCTargetDesc/
H A DPPCMCCodeEmitter.cpp47 if (MO.isReg() || MO.isImm()) in getDirectBrEncoding()
126 if (MO.isImm()) in getImm34Encoding()
159 if (MO.isImm()) in getMemRIEncoding()
177 if (MO.isImm()) in getMemRIXEncoding()
195 if (MO.isImm()) { in getMemRIX16Encoding()
217 assert(MO.isImm() && "Expecting an immediate operand."); in getMemRIHashEncoding()
239 assert(MI.getOperand(OpNo + 1).isImm() && "Expecting an immediate."); in getMemRI34PCRelEncoding()
338 assert(MO.isImm()); in getSPE8DisEncoding()
353 assert(MO.isImm()); in getSPE4DisEncoding()
368 assert(MO.isImm()); in getSPE2DisEncoding()
[all …]
/openbsd/gnu/llvm/llvm/lib/Target/Lanai/MCTargetDesc/
H A DLanaiMCCodeEmitter.cpp114 if (MCOp.isImm()) in getMachineOpValue()
145 ((Op2.isImm() && Op2.getImm() != 0) || in adjustPqBits()
153 if (LPAC::modifiesOp(AluCode) && ((Op2.isImm() && Op2.getImm() != 0) || in adjustPqBits()
194 assert((Op2.isImm() || Op2.isExpr()) && in getRiMemoryOpValue()
200 if (Op2.isImm()) { in getRiMemoryOpValue()
230 assert(AluMCOp.isImm() && "Third operator is not immediate."); in getRrMemoryOpValue()
265 assert((Op2.isImm() || Op2.isExpr()) && in getSplsOpValue()
271 if (Op2.isImm()) { in getSplsOpValue()
292 if (MCOp.isReg() || MCOp.isImm()) in getBranchTargetOpValue()
H A DLanaiInstPrinter.cpp155 else if (Op.isImm()) in printOperand()
166 if (Op.isImm()) { in printMemImmOperand()
180 if (Op.isImm()) { in printHi16ImmOperand()
192 if (Op.isImm()) { in printHi16AndImmOperand()
204 if (Op.isImm()) { in printLo16AndImmOperand()
229 assert((OffsetOp.isImm() || OffsetOp.isExpr()) && "Immediate expected"); in printMemoryImmediateOffset()
230 if (OffsetOp.isImm()) { in printMemoryImmediateOffset()
/openbsd/gnu/llvm/llvm/lib/Target/ARM/MCTargetDesc/
H A DARMMCTargetDesc.cpp42 (MI.getOperand(0).isImm() && MI.getOperand(0).getImm() == 15) && in getMCRDeprecationInfo()
43 (MI.getOperand(1).isImm() && MI.getOperand(1).getImm() == 0) && in getMCRDeprecationInfo()
46 (MI.getOperand(3).isImm() && MI.getOperand(3).getImm() == 7)) { in getMCRDeprecationInfo()
47 if ((MI.getOperand(5).isImm() && MI.getOperand(5).getImm() == 4)) { in getMCRDeprecationInfo()
62 if (MI.getOperand(4).isImm() && MI.getOperand(4).getImm() == 10 && in getMCRDeprecationInfo()
424 if (Inst.getOperand(OpNum).isImm() && in evaluateBranch()
450 if (!MO1.isReg() || MO1.getReg() != ARM::PC || !MO2.isImm()) in evaluateMemOpAddrForAddrMode_i12()
488 if (!MO1.isReg() || MO1.getReg() != ARM::PC || !MO2.isImm()) in evaluateMemOpAddrForAddrMode5()
507 if (!MO1.isReg() || MO1.getReg() != ARM::PC || !MO2.isImm()) in evaluateMemOpAddrForAddrMode5FP16()
527 if (!MO1.isReg() || MO1.getReg() != ARM::PC || !MO2.isImm()) in evaluateMemOpAddrForAddrModeT2_i8s4()
[all …]
/openbsd/gnu/llvm/llvm/lib/Target/BPF/MCTargetDesc/
H A DBPFInstPrinter.cpp59 } else if (Op.isImm()) { in printOperand()
77 if (OffsetOp.isImm()) { in printMemOperand()
91 if (Op.isImm()) in printImm64Operand()
102 if (Op.isImm()) { in printBrTargetOperand()
/openbsd/gnu/llvm/llvm/lib/Target/MSP430/MCTargetDesc/
H A DMSP430MCCodeEmitter.cpp108 if (MO.isImm()) { in getMachineOpValue()
128 if (MO2.isImm()) { in getMemOpValue()
156 if (MO.isImm()) in getPCRelImmOpValue()
169 assert(MO.isImm() && "Expr operand expected"); in getCGImmOpValue()
188 assert(MO.isImm() && "Immediate operand expected"); in getCCOpValue()
H A DMSP430InstPrinter.cpp40 if (Op.isImm()) { in printPCRelImmOperand()
58 } else if (Op.isImm()) { in printOperand()
87 assert(Disp.isImm() && "Expected immediate in displacement field"); in printSrcMemOperand()
/openbsd/gnu/llvm/llvm/lib/Target/ARC/MCTargetDesc/
H A DARCInstPrinter.cpp148 if (Op.isImm()) { in printOperand()
162 assert(offset.isImm() && "Offset should be immediate."); in printMemOperandRI()
171 assert(Op.isImm() && "Predicate operand is immediate."); in printPredicateOperand()
178 assert(Op.isImm() && "Predicate operand is immediate."); in printBRCCPredicateOperand()
190 if (MO.isImm()) { in printU6ShiftedBy()
/openbsd/gnu/llvm/llvm/lib/Target/Lanai/
H A DLanaiMemAluCombiner.cpp186 (Op.isImm() && Op.getImm() == 0)); in isZeroOperand()
247 assert((AluOffset.isReg() || AluOffset.isImm()) && in insertMergedInstruction()
252 unsigned NewOpc = mergedOpcode(MemInstr->getOpcode(), AluOffset.isImm()); in insertMergedInstruction()
266 else if (AluOffset.isImm()) in insertMergedInstruction()
301 if (Op2.isImm()) { in isSuitableAluInstr()
310 if (Offset.isImm() && in isSuitableAluInstr()
375 assert(AluOperand.isImm() && "Unexpected memory operator type"); in combineMemAluInBasicBlock()
/openbsd/gnu/llvm/llvm/lib/Target/AVR/MCTargetDesc/
H A DAVRMCCodeEmitter.cpp104 assert(MO.isImm()); in encodeRelCondBrTarget()
160 if (OffsetOp.isImm()) { in encodeMemri()
177 assert(MI.getOperand(OpNo).isImm()); in encodeComplement()
205 assert(MO.isImm()); in encodeImm()
220 assert(MO.isImm()); in encodeCallTarget()
260 if (MO.isImm()) in getMachineOpValue()
H A DAVRInstPrinter.cpp133 } else if (Op.isImm()) { in printOperand()
157 if (Op.isImm()) { in printPCRelImm()
184 if (OffsetOp.isImm()) { in printMemri()
/openbsd/gnu/llvm/llvm/lib/Target/Lanai/AsmParser/
H A DLanaiAsmParser.cpp213 if (!isImm()) in isBrImm()
230 if (!isImm()) in isHiImm16()
253 if (!isImm()) in isHiImm16And()
266 if (!isImm()) in isLoImm16()
290 if (!isImm()) in isLoImm16Signed()
314 if (!isImm()) in isLoImm16And()
327 if (!isImm()) in isImmShift()
338 if (!isImm()) in isLoImm21()
369 if (!isImm()) in isImm10()
380 if (!isImm()) in isCondCode()
[all …]
/openbsd/gnu/llvm/llvm/lib/Target/PowerPC/
H A DPPCMacroFusion.cpp85 if (!Op.isImm()) in matchingImmOps()
128 if (!SI.isImm()) in checkOpConstraints()
138 if (!D.isImm()) in checkOpConstraints()
207 if (!SI.isImm() || !RA.isReg()) in checkOpConstraints()
218 if (!SI.isImm() || !RA.isReg()) in checkOpConstraints()
/openbsd/gnu/llvm/llvm/lib/Target/Sparc/MCTargetDesc/
H A DSparcMCCodeEmitter.cpp127 if (MO.isImm()) in getMachineOpValue()
152 if (MO.isImm()) in getSImm13OpValue()
209 if (MO.isReg() || MO.isImm()) in getBranchTargetOpValue()
222 if (MO.isReg() || MO.isImm()) in getBranchPredTargetOpValue()
235 if (MO.isReg() || MO.isImm()) in getBranchOnRegTargetOpValue()
/openbsd/gnu/llvm/llvm/lib/Target/AMDGPU/
H A DSIFoldOperands.cpp42 if (FoldOp->isImm()) { in FoldCandidate()
56 bool isImm() const { in isImm() function
194 if (Fold.isImm()) { in updateOperand()
286 if (Fold.isImm()) { in updateOperand()
481 if (Op->isImm()) { in getRegSeqInit()
546 if (!Op->isImm()) in tryToFoldACImm()
1013 if (ImmSrc.isImm()) in getImmOrMaterializedImm()
1033 Src0->isImm()) { in tryConstantFoldOp()
1044 if (!Src0->isImm() && !Src1->isImm()) in tryConstantFoldOp()
1050 if (Src0->isImm() && Src1->isImm()) { in tryConstantFoldOp()
[all …]
H A DGCNDPPCombine.cpp186 if (Op1.isImm()) in getOldOpndValue()
213 assert(RowMaskOpnd && RowMaskOpnd->isImm()); in createDPPInst()
215 assert(BankMaskOpnd && BankMaskOpnd->isImm()); in createDPPInst()
397 assert(OldOpnd->isImm()); in isIdentityValue()
452 if (!CombBCZ && OldOpndValue && OldOpndValue->isImm()) { in createDPPInst()
481 assert(Imm->isImm()); in hasNoImmOrEqual()
507 assert(DppCtrl && DppCtrl->isImm()); in combineDPPMov()
517 assert(RowMaskOpnd && RowMaskOpnd->isImm()); in combineDPPMov()
519 assert(BankMaskOpnd && BankMaskOpnd->isImm()); in combineDPPMov()
524 assert(BCZOpnd && BCZOpnd->isImm()); in combineDPPMov()
[all …]
/openbsd/gnu/llvm/llvm/lib/Target/M68k/MCTargetDesc/
H A DM68kInstPrinter.cpp65 if (MO.isImm()) { in printOperand()
77 if (MO.isImm()) in printImmediate()
142 if (Op.isImm()) { in printDisp()
201 assert(MO.isImm() && "absolute memory addressing needs an immediate"); in printAbsMem()
/openbsd/gnu/llvm/llvm/lib/Target/X86/MCTargetDesc/
H A DX86InstComments.cpp662 if (MI->getOperand(NumOperands - 1).isImm()) in EmitAnyX86InstComments()
678 if (MI->getOperand(NumOperands - 1).isImm()) in EmitAnyX86InstComments()
694 if (MI->getOperand(NumOperands - 1).isImm()) in EmitAnyX86InstComments()
708 if (MI->getOperand(NumOperands - 1).isImm()) in EmitAnyX86InstComments()
726 if (MI->getOperand(NumOperands - 1).isImm()) in EmitAnyX86InstComments()
820 if (MI->getOperand(NumOperands - 1).isImm()) in EmitAnyX86InstComments()
838 if (MI->getOperand(NumOperands - 1).isImm()) in EmitAnyX86InstComments()
1268 if (MI->getOperand(2).isImm() && in EmitAnyX86InstComments()
1269 MI->getOperand(3).isImm()) in EmitAnyX86InstComments()
1278 if (MI->getOperand(3).isImm() && in EmitAnyX86InstComments()
[all …]
/openbsd/gnu/llvm/llvm/lib/Target/Hexagon/
H A DHexagonHardwareLoops.cpp782 if (Start->isImm() && End->isImm()) { in computeCount()
858 if (Start->isImm()) in computeCount()
860 if (End->isImm()) in computeCount()
874 if (Start->isImm()) in computeCount()
876 else if (End->isImm()) in computeCount()
883 if (Start->isImm()) in computeCount()
885 else if (End->isImm()) in computeCount()
1419 if (!EndVal->isImm()) in loopCountMayWrapOrUnderFlow()
1496 if (MO.isImm()) { in checkForImmediate()
1576 if (MO.isImm()) { in setImmediate()
[all …]

12345678910