Home
last modified time | relevance | path

Searched refs:max_clk_data (Results 1 – 2 of 2) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/display/dc/dml/dcn321/
H A Ddcn321_fpu.c410 if (!max_clk_data.dcfclk_mhz || !max_clk_data.dispclk_mhz || !max_clk_data.dtbclk_mhz) in build_synthetic_soc_states()
413 if (max_clk_data.dppclk_mhz == 0) in build_synthetic_soc_states()
414 max_clk_data.dppclk_mhz = max_clk_data.dispclk_mhz; in build_synthetic_soc_states()
416 if (max_clk_data.fclk_mhz == 0) in build_synthetic_soc_states()
417 max_clk_data.fclk_mhz = max_clk_data.dcfclk_mhz * in build_synthetic_soc_states()
421 if (max_clk_data.phyclk_mhz == 0) in build_synthetic_soc_states()
425 entry.dispclk_mhz = max_clk_data.dispclk_mhz; in build_synthetic_soc_states()
427 entry.dppclk_mhz = max_clk_data.dppclk_mhz; in build_synthetic_soc_states()
428 entry.dtbclk_mhz = max_clk_data.dtbclk_mhz; in build_synthetic_soc_states()
429 entry.phyclk_mhz = max_clk_data.phyclk_mhz; in build_synthetic_soc_states()
[all …]
/openbsd/sys/dev/pci/drm/amd/display/dc/dml/dcn32/
H A Ddcn32_fpu.c2515 if (!max_clk_data.dcfclk_mhz || !max_clk_data.dispclk_mhz || !max_clk_data.dtbclk_mhz) in build_synthetic_soc_states()
2518 if (max_clk_data.dppclk_mhz == 0) in build_synthetic_soc_states()
2519 max_clk_data.dppclk_mhz = max_clk_data.dispclk_mhz; in build_synthetic_soc_states()
2521 if (max_clk_data.fclk_mhz == 0) in build_synthetic_soc_states()
2522 max_clk_data.fclk_mhz = max_clk_data.dcfclk_mhz * in build_synthetic_soc_states()
2526 if (max_clk_data.phyclk_mhz == 0) in build_synthetic_soc_states()
2530 entry.dispclk_mhz = max_clk_data.dispclk_mhz; in build_synthetic_soc_states()
2532 entry.dppclk_mhz = max_clk_data.dppclk_mhz; in build_synthetic_soc_states()
2533 entry.dtbclk_mhz = max_clk_data.dtbclk_mhz; in build_synthetic_soc_states()
2534 entry.phyclk_mhz = max_clk_data.phyclk_mhz; in build_synthetic_soc_states()
[all …]