Home
last modified time | relevance | path

Searched refs:mmDCCG_DS_HW_CAL_INTERVAL (Results 1 – 13 of 13) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/dce/
H A Ddce_8_0_d.h1016 #define mmDCCG_DS_HW_CAL_INTERVAL 0x116 macro
H A Ddce_10_0_d.h1173 #define mmDCCG_DS_HW_CAL_INTERVAL 0x116 macro
H A Ddce_11_0_d.h982 #define mmDCCG_DS_HW_CAL_INTERVAL 0x116 macro
H A Ddce_11_2_d.h1053 #define mmDCCG_DS_HW_CAL_INTERVAL 0x116 macro
H A Ddce_12_0_offset.h688 #define mmDCCG_DS_HW_CAL_INTERVAL … macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h48 #define mmDCCG_DS_HW_CAL_INTERVAL … macro
H A Ddcn_3_0_3_offset.h137 #define mmDCCG_DS_HW_CAL_INTERVAL … macro
H A Ddcn_3_0_1_offset.h224 #define mmDCCG_DS_HW_CAL_INTERVAL … macro
H A Ddcn_1_0_offset.h496 #define mmDCCG_DS_HW_CAL_INTERVAL … macro
H A Ddcn_2_1_0_offset.h178 #define mmDCCG_DS_HW_CAL_INTERVAL … macro
H A Ddcn_3_0_2_offset.h162 #define mmDCCG_DS_HW_CAL_INTERVAL … macro
H A Ddcn_2_0_0_offset.h164 #define mmDCCG_DS_HW_CAL_INTERVAL … macro
H A Ddcn_3_0_0_offset.h146 #define mmDCCG_DS_HW_CAL_INTERVAL … macro