Home
last modified time | relevance | path

Searched refs:mmDMCU_SS_INTERRUPT_CNTL_STATUS (Results 1 – 12 of 12) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/dce/
H A Ddce_8_0_d.h3718 #define mmDMCU_SS_INTERRUPT_CNTL_STATUS 0x1613 macro
H A Ddce_10_0_d.h4343 #define mmDMCU_SS_INTERRUPT_CNTL_STATUS 0x1613 macro
H A Ddce_11_0_d.h4296 #define mmDMCU_SS_INTERRUPT_CNTL_STATUS 0x1613 macro
H A Ddce_11_2_d.h5527 #define mmDMCU_SS_INTERRUPT_CNTL_STATUS 0x1613 macro
H A Ddce_12_0_offset.h1264 #define mmDMCU_SS_INTERRUPT_CNTL_STATUS … macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_offset.h353 #define mmDMCU_SS_INTERRUPT_CNTL_STATUS … macro
H A Ddcn_3_0_1_offset.h548 #define mmDMCU_SS_INTERRUPT_CNTL_STATUS … macro
H A Ddcn_1_0_offset.h978 #define mmDMCU_SS_INTERRUPT_CNTL_STATUS … macro
H A Ddcn_2_1_0_offset.h608 #define mmDMCU_SS_INTERRUPT_CNTL_STATUS … macro
H A Ddcn_3_0_2_offset.h520 #define mmDMCU_SS_INTERRUPT_CNTL_STATUS … macro
H A Ddcn_2_0_0_offset.h646 #define mmDMCU_SS_INTERRUPT_CNTL_STATUS … macro
H A Ddcn_3_0_0_offset.h532 #define mmDMCU_SS_INTERRUPT_CNTL_STATUS … macro