Home
last modified time | relevance | path

Searched refs:regBIFPLR0_0_PCIE_PORT_VC_CAP_REG1 (Results 1 – 2 of 2) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/nbio/
H A Dnbio_7_7_0_offset.h11512 #define regBIFPLR0_0_PCIE_PORT_VC_CAP_REG1 … macro
H A Dnbio_7_2_0_offset.h13994 #define regBIFPLR0_0_PCIE_PORT_VC_CAP_REG1 … macro