Home
last modified time | relevance | path

Searched refs:regBIFPLR1_0_ESM_LANE_1_EQUALIZATION_CNTL_20GT (Results 1 – 2 of 2) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/nbio/
H A Dnbio_7_7_0_offset.h12404 #define regBIFPLR1_0_ESM_LANE_1_EQUALIZATION_CNTL_20GT macro
H A Dnbio_7_2_0_offset.h14882 #define regBIFPLR1_0_ESM_LANE_1_EQUALIZATION_CNTL_20GT macro