Home
last modified time | relevance | path

Searched refs:regCM0_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B (Results 1 – 6 of 6) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_4_offset.h4890 #define regCM0_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B … macro
H A Ddcn_3_1_5_offset.h3736 #define regCM0_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B … macro
H A Ddcn_3_2_0_offset.h3503 #define regCM0_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B … macro
H A Ddcn_3_2_1_offset.h3502 #define regCM0_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B … macro
H A Ddcn_3_1_2_offset.h3977 #define regCM0_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B … macro
H A Ddcn_3_1_6_offset.h4197 #define regCM0_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B … macro