Home
last modified time | relevance | path

Searched refs:regCNVC_CFG1_PRE_CSC_B_C21_C22_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_4_offset.h5339 #define regCNVC_CFG1_PRE_CSC_B_C21_C22_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h4185 #define regCNVC_CFG1_PRE_CSC_B_C21_C22_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h3646 #define regCNVC_CFG1_PRE_CSC_B_C21_C22_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h3645 #define regCNVC_CFG1_PRE_CSC_B_C21_C22_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h4426 #define regCNVC_CFG1_PRE_CSC_B_C21_C22_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h4646 #define regCNVC_CFG1_PRE_CSC_B_C21_C22_BASE_IDX … macro