Home
last modified time | relevance | path

Searched refs:regCP_GFX_MQD_CONTROL (Results 1 – 5 of 5) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_2_offset.h655 #define regCP_GFX_MQD_CONTROL … macro
H A Dgc_9_4_3_offset.h3122 #define regCP_GFX_MQD_CONTROL … macro
H A Dgc_11_0_0_offset.h4450 #define regCP_GFX_MQD_CONTROL … macro
H A Dgc_11_0_3_offset.h4674 #define regCP_GFX_MQD_CONTROL … macro
/openbsd/sys/dev/pci/drm/amd/amdgpu/
H A Dgfx_v11_0.c3612 tmp = RREG32_SOC15(GC, 0, regCP_GFX_MQD_CONTROL); in gfx_v11_0_gfx_mqd_init()