Home
last modified time | relevance | path

Searched refs:regMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B (Results 1 – 6 of 6) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_4_offset.h13430 #define regMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B … macro
H A Ddcn_3_1_5_offset.h6518 #define regMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B … macro
H A Ddcn_3_2_0_offset.h5045 #define regMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B … macro
H A Ddcn_3_2_1_offset.h5044 #define regMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B … macro
H A Ddcn_3_1_2_offset.h6759 #define regMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B … macro
H A Ddcn_3_1_6_offset.h6979 #define regMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B … macro