Home
last modified time | relevance | path

Searched refs:regMPCC_OGAM2_MPCC_OGAM_RAMA_START_CNTL_G_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_4_offset.h13717 #define regMPCC_OGAM2_MPCC_OGAM_RAMA_START_CNTL_G_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h6805 #define regMPCC_OGAM2_MPCC_OGAM_RAMA_START_CNTL_G_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h5332 #define regMPCC_OGAM2_MPCC_OGAM_RAMA_START_CNTL_G_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h5331 #define regMPCC_OGAM2_MPCC_OGAM_RAMA_START_CNTL_G_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h7046 #define regMPCC_OGAM2_MPCC_OGAM_RAMA_START_CNTL_G_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h7266 #define regMPCC_OGAM2_MPCC_OGAM_RAMA_START_CNTL_G_BASE_IDX … macro