Home
last modified time | relevance | path

Searched refs:regOTG2_OTG_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_4_offset.h8333 #define regOTG2_OTG_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h9035 #define regOTG2_OTG_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h8408 #define regOTG2_OTG_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h8407 #define regOTG2_OTG_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h9278 #define regOTG2_OTG_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h9502 #define regOTG2_OTG_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX … macro