Home
last modified time | relevance | path

Searched refs:regSPI_WCL_PIPE_PERCENT_GFX (Results 1 – 5 of 5) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_2_offset.h5986 #define regSPI_WCL_PIPE_PERCENT_GFX … macro
H A Dgc_9_4_3_offset.h3160 #define regSPI_WCL_PIPE_PERCENT_GFX … macro
H A Dgc_11_0_0_offset.h4562 #define regSPI_WCL_PIPE_PERCENT_GFX … macro
H A Dgc_11_0_3_offset.h4786 #define regSPI_WCL_PIPE_PERCENT_GFX … macro
/openbsd/sys/dev/pci/drm/amd/amdgpu/
H A Dgfx_v9_4_3.c3003 SOC15_REG_OFFSET(GC, GET_INST(GC, 0), regSPI_WCL_PIPE_PERCENT_GFX), in gfx_v9_4_3_emit_wave_limit()