Home
last modified time | relevance | path

Searched refs:regVPG1_VPG_MEM_PWR_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_4_offset.h9477 #define regVPG1_VPG_MEM_PWR_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h11065 #define regVPG1_VPG_MEM_PWR_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h10482 #define regVPG1_VPG_MEM_PWR_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h10481 #define regVPG1_VPG_MEM_PWR_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h11320 #define regVPG1_VPG_MEM_PWR_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h11544 #define regVPG1_VPG_MEM_PWR_BASE_IDX … macro