Home
last modified time | relevance | path

Searched refs:ARMCPRegInfo (Results 1 – 16 of 16) sorted by relevance

/qemu/target/arm/
H A Dhelper.c128 const ARMCPRegInfo *ri; in write_cpustate_to_list()
174 const ARMCPRegInfo *ri; in write_list_to_cpustate()
213 const ARMCPRegInfo *ri; in count_cpreg()
7579 ARMCPRegInfo pmcr = { in define_pmu_regs()
7589 ARMCPRegInfo pmcr64 = { in define_pmu_regs()
8832 ARMCPRegInfo clidr = { in register_cp_regs_for_features()
9312 ARMCPRegInfo mdcr_el2 = { in register_cp_regs_for_features()
9353 ARMCPRegInfo el3_regs[] = { in register_cp_regs_for_features()
9792 ARMCPRegInfo cbar = { in register_cp_regs_for_features()
9825 ARMCPRegInfo sctlr = { in register_cp_regs_for_features()
[all …]
H A Dcpregs.h814 typedef struct ARMCPRegInfo ARMCPRegInfo; typedef
821 typedef void CPWriteFn(CPUARMState *env, const ARMCPRegInfo *opaque,
825 const ARMCPRegInfo *opaque,
838 struct ARMCPRegInfo { struct
1039 void arm_cp_write_ignore(CPUARMState *env, const ARMCPRegInfo *ri,
1042 uint64_t arm_cp_read_zero(CPUARMState *env, const ARMCPRegInfo *ri);
1057 static inline bool cpreg_field_is_64bit(const ARMCPRegInfo *ri) in cpreg_field_is_64bit()
1063 const ARMCPRegInfo *ri, int isread) in cp_access_ok()
1069 uint64_t read_raw_cp_reg(CPUARMState *env, const ARMCPRegInfo *ri);
1088 static inline bool arm_cpreg_in_idspace(const ARMCPRegInfo *ri) in arm_cpreg_in_idspace()
[all …]
H A Ddebug_helper.c889 static void oslar_write(CPUARMState *env, const ARMCPRegInfo *ri, in oslar_write()
907 static void osdlr_write(CPUARMState *env, const ARMCPRegInfo *ri, in osdlr_write()
940 static const ARMCPRegInfo debug_cp_reginfo[] = {
1069 static const ARMCPRegInfo debug_aa32_el1_reginfo[] = {
1080 static const ARMCPRegInfo debug_lpae_cp_reginfo[] = {
1090 static void dbgwvr_write(CPUARMState *env, const ARMCPRegInfo *ri, in dbgwvr_write()
1173 ARMCPRegInfo dbgdidr = { in define_debug_regs()
1193 ARMCPRegInfo dbgdevid = { in define_debug_regs()
1202 ARMCPRegInfo dbgdevid12[] = { in define_debug_regs()
1236 ARMCPRegInfo dbgregs[] = { in define_debug_regs()
[all …]
H A Dcortex-regs.c14 static uint64_t l2ctlr_read(CPUARMState *env, const ARMCPRegInfo *ri) in l2ctlr_read()
29 static const ARMCPRegInfo cortex_a72_a57_a53_cp_reginfo[] = {
H A Dgdbstub.c231 const ARMCPRegInfo *ri; in arm_gdb_get_sysreg()
253 ARMCPRegInfo *ri, uint32_t ri_key, in arm_gen_one_feature_sysreg()
266 ARMCPRegInfo *ri = value; in arm_register_sysreg_for_feature()
H A Dcpu.c174 ARMCPRegInfo *ri = value; in cp_reg_reset()
209 ARMCPRegInfo *ri = value; in cp_reg_check_reset()
/qemu/hw/intc/
H A Darm_gicv3_cpuif.c570 static void icv_ap_write(CPUARMState *env, const ARMCPRegInfo *ri, in icv_ap_write()
614 static void icv_bpr_write(CPUARMState *env, const ARMCPRegInfo *ri, in icv_bpr_write()
2413 static void icc_reset(CPUARMState *env, const ARMCPRegInfo *ri) in icc_reset()
2441 static const ARMCPRegInfo gicv3_cpuif_reginfo[] = {
2638 static const ARMCPRegInfo gicv3_cpuif_icc_apxr1_reginfo[] = {
2655 static const ARMCPRegInfo gicv3_cpuif_icc_apxr23_reginfo[] = {
2686 static const ARMCPRegInfo gicv3_cpuif_gicv3_nmi_reginfo[] = {
2902 static const ARMCPRegInfo gicv3_cpuif_hcr_reginfo[] = {
2961 static const ARMCPRegInfo gicv3_cpuif_ich_apxr1_reginfo[] = {
2980 static const ARMCPRegInfo gicv3_cpuif_ich_apxr23_reginfo[] = {
[all …]
H A Darm_gicv3_kvm.c667 static void arm_gicv3_icc_reset(CPUARMState *env, const ARMCPRegInfo *ri) in arm_gicv3_icc_reset()
732 static const ARMCPRegInfo gicv3_cpuif_reginfo[] = {
/qemu/hw/arm/
H A Dpxa2xx_pic.c231 static uint64_t pxa2xx_pic_cp_read(CPUARMState *env, const ARMCPRegInfo *ri) in pxa2xx_pic_cp_read()
237 static void pxa2xx_pic_cp_write(CPUARMState *env, const ARMCPRegInfo *ri, in pxa2xx_pic_cp_write()
249 static const ARMCPRegInfo pxa_pic_cp_reginfo[] = {
H A Dpxa2xx.c249 static uint64_t pxa2xx_clkcfg_read(CPUARMState *env, const ARMCPRegInfo *ri) in pxa2xx_clkcfg_read()
255 static void pxa2xx_clkcfg_write(CPUARMState *env, const ARMCPRegInfo *ri, in pxa2xx_clkcfg_write()
265 static void pxa2xx_pwrmode_write(CPUARMState *env, const ARMCPRegInfo *ri, in pxa2xx_pwrmode_write()
334 static uint64_t pxa2xx_cppmnc_read(CPUARMState *env, const ARMCPRegInfo *ri) in pxa2xx_cppmnc_read()
340 static void pxa2xx_cppmnc_write(CPUARMState *env, const ARMCPRegInfo *ri, in pxa2xx_cppmnc_write()
347 static uint64_t pxa2xx_cpccnt_read(CPUARMState *env, const ARMCPRegInfo *ri) in pxa2xx_cpccnt_read()
357 static const ARMCPRegInfo pxa_cp_reginfo[] = {
/qemu/target/arm/tcg/
H A Dop_helper.c758 const ARMCPRegInfo *ri = get_arm_cp_reginfo(cpu->cp_regs, key); in HELPER()
888 const ARMCPRegInfo *ri = get_arm_cp_reginfo(cpu->cp_regs, key); in HELPER()
929 const ARMCPRegInfo *ri = rip; in HELPER()
942 const ARMCPRegInfo *ri = rip; in HELPER()
958 const ARMCPRegInfo *ri = rip; in HELPER()
971 const ARMCPRegInfo *ri = rip; in HELPER()
H A Dcpu32.c168 ARMCPRegInfo ifar = { in arm1026_initfn()
308 static const ARMCPRegInfo cortexa8_cp_reginfo[] = {
355 static const ARMCPRegInfo cortexa9_cp_reginfo[] = {
429 static uint64_t a15_l2ctlr_read(CPUARMState *env, const ARMCPRegInfo *ri) in a15_l2ctlr_read()
441 static const ARMCPRegInfo cortexa15_cp_reginfo[] = {
547 static const ARMCPRegInfo cortexr5_cp_reginfo[] = {
587 static const ARMCPRegInfo cortex_r52_cp_reginfo[] = {
H A Dcpu64.c472 static CPAccessResult access_actlr_w(CPUARMState *env, const ARMCPRegInfo *r, in access_actlr_w()
490 static const ARMCPRegInfo neoverse_n1_cp_reginfo[] = {
566 static const ARMCPRegInfo neoverse_v1_cp_reginfo[] = {
756 static const ARMCPRegInfo cortex_a710_cp_reginfo[] = {
976 static const ARMCPRegInfo neoverse_n2_cp_reginfo[] = {
H A Dtranslate.c2934 const ARMCPRegInfo *ri = get_arm_cp_reginfo(s->cp_regs, key); in do_coproc_insn()
H A Dtranslate-a64.c2248 const ARMCPRegInfo *ri = get_arm_cp_reginfo(s->cp_regs, key); in handle_sys()
/qemu/target/arm/hvf/
H A Dhvf.c659 const ARMCPRegInfo *ri; in hvf_get_registers()
961 const ARMCPRegInfo *ri; in hvf_arch_init_vcpu()
1179 const ARMCPRegInfo *ri; in hvf_sysreg_read_cp()
1464 const ARMCPRegInfo *ri; in hvf_sysreg_write_cp()