Home
last modified time | relevance | path

Searched refs:ARM_CP_STATE_BOTH (Results 1 – 6 of 6) sorted by relevance

/qemu/hw/intc/
H A Darm_gicv3_cpuif.c2442 { .name = "ICC_PMR_EL1", .state = ARM_CP_STATE_BOTH,
2454 { .name = "ICC_IAR0_EL1", .state = ARM_CP_STATE_BOTH,
2472 { .name = "ICC_BPR0_EL1", .state = ARM_CP_STATE_BOTH,
2494 { .name = "ICC_DIR_EL1", .state = ARM_CP_STATE_BOTH,
2500 { .name = "ICC_RPR_EL1", .state = ARM_CP_STATE_BOTH,
2542 { .name = "ICC_IAR1_EL1", .state = ARM_CP_STATE_BOTH,
2576 { .name = "ICC_SRE_EL1", .state = ARM_CP_STATE_BOTH,
2604 { .name = "ICC_SRE_EL2", .state = ARM_CP_STATE_BOTH,
2620 { .name = "ICC_SRE_EL3", .state = ARM_CP_STATE_BOTH,
2919 { .name = "ICH_HCR_EL2", .state = ARM_CP_STATE_BOTH,
[all …]
H A Darm_gicv3_kvm.c733 { .name = "ICC_CTLR_EL1", .state = ARM_CP_STATE_BOTH,
/qemu/target/arm/
H A Ddebug_helper.c959 { .name = "MDSCR_EL1", .state = ARM_CP_STATE_BOTH,
980 { .name = "OSDTRRX_EL1", .state = ARM_CP_STATE_BOTH, .cp = 14,
984 { .name = "OSDTRTX_EL1", .state = ARM_CP_STATE_BOTH, .cp = 14,
989 { .name = "DBGDTR_EL0", .state = ARM_CP_STATE_BOTH, .cp = 14,
998 { .name = "OSECCR_EL1", .state = ARM_CP_STATE_BOTH, .cp = 14,
1013 { .name = "OSLAR_EL1", .state = ARM_CP_STATE_BOTH,
1019 { .name = "OSLSR_EL1", .state = ARM_CP_STATE_BOTH,
1026 { .name = "OSDLR_EL1", .state = ARM_CP_STATE_BOTH,
1045 { .name = "MDCCINT_EL1", .state = ARM_CP_STATE_BOTH,
1054 { .name = "DBGCLAIMSET_EL1", .state = ARM_CP_STATE_BOTH,
[all …]
H A Dhelper.c2251 { .name = "CCSIDR", .state = ARM_CP_STATE_BOTH,
2257 { .name = "CSSELR", .state = ARM_CP_STATE_BOTH,
2269 { .name = "AIDR", .state = ARM_CP_STATE_BOTH,
2327 { .name = "ISR_EL1", .state = ARM_CP_STATE_BOTH,
3256 { .name = "CNTKCTL", .state = ARM_CP_STATE_BOTH,
4707 { .name = "AMAIR0", .state = ARM_CP_STATE_BOTH,
6339 { .name = "ESR_EL2", .state = ARM_CP_STATE_BOTH,
6343 { .name = "FAR_EL2", .state = ARM_CP_STATE_BOTH,
6396 { .name = "TCR_EL2", .state = ARM_CP_STATE_BOTH,
8516 { .name = "CCSIDR2", .state = ARM_CP_STATE_BOTH,
[all …]
H A Dcortex-regs.c44 { .name = "L2ACTLR", .state = ARM_CP_STATE_BOTH,
H A Dcpregs.h242 ARM_CP_STATE_BOTH = 2, enumerator