Home
last modified time | relevance | path

Searched refs:CP0SRSC2_M (Results 1 – 2 of 2) sorted by relevance

/qemu/target/mips/
H A Dcpu.h718 #define CP0SRSC2_M 31 macro
H A Dcpu-defs.c.inc307 .CP0_SRSConf2 = (1U << CP0SRSC2_M) | (0x3fe << CP0SRSC2_SRS9) |