Home
last modified time | relevance | path

Searched refs:FP_VE (Results 1 – 5 of 5) sorted by relevance

/qemu/tests/tcg/ppc64/
H A Dmffsce.c11 #define FP_VE (1ull << PPC_BIT_NR(56)) macro
21 uint64_t test_value = FP_VE | FP_UE | FP_ZE | in main()
H A Dmtfsf.c14 #define FP_VE (1ull << FPSCR_VE) macro
57 MTFSF(0b11111111, FP_VE | FP_VXSOFT); in main()
/qemu/target/ppc/
H A Ddfp_helper.c309 dfp_set_FPSCR_flag(dfp, FP_VX | FP_VXSNAN, FP_VE); in dfp_check_for_VXSNAN()
319 dfp_set_FPSCR_flag(dfp, FP_VX | FP_VXSNAN, FP_VE); in dfp_check_for_VXSNAN_and_convert_to_QNaN()
351 dfp_set_FPSCR_flag(dfp, FP_VX | FP_VXIMZ, FP_VE); in dfp_check_for_VXIMZ()
359 dfp_set_FPSCR_flag(dfp, FP_VX | FP_VXZDZ, FP_VE); in dfp_check_for_VXZDZ()
367 dfp_set_FPSCR_flag(dfp, FP_VX | FP_VXIDI, FP_VE); in dfp_check_for_VXIDI()
375 dfp_set_FPSCR_flag(dfp, FP_VX | FP_VXVC, FP_VE); in dfp_check_for_VXVC()
384 dfp_set_FPSCR_flag(dfp, FP_VX | FP_VXCVI, FP_VE); in dfp_check_for_VXCVI()
825 dfp_set_FPSCR_flag(dfp, FP_VX | FP_VXCVI, FP_VE); in _dfp_reround()
1053 dfp_set_FPSCR_flag(&dfp, invalid_flags, FP_VE); in helper_DCTFIXQQ()
1154 if ((dfp->env->fpscr & FP_VE) == 0) { in dfp_invalid_op_vxcvi_64()
[all …]
H A Dfpu_helper.c180 if (env->fpscr & FP_VE) { in COMPUTE_FPRF()
194 if (!(env->fpscr & FP_VE)) { in finish_invalid_op_arith()
264 if (env->fpscr & FP_VE) { in float_invalid_op_vxvc()
281 if (!(env->fpscr & FP_VE)) { in float_invalid_op_vxcvi()
404 } else if (fpscr & FP_VE) { in do_fpscr_check_status()
2249 vxvc &= !(env->fpscr & FP_VE); \
2350 if (!(env->fpscr & FP_VE) && ordered) { in do_scalar_cmp()
2415 if (!(env->fpscr & FP_VE) && ordered) { in do_scalar_cmpq()
2565 vex_flag = (env->fpscr & FP_VE) && vxsnan_flag; \
H A Dcpu.h883 #define FP_VE (1ull << FPSCR_VE) macro
893 #define FP_ENABLES (FP_VE | FP_OE | FP_UE | FP_ZE | FP_XE)