Home
last modified time | relevance | path

Searched refs:O1 (Results 1 – 8 of 8) sorted by relevance

/qemu/tcg/
H A Dtcg.c651 #define C_O1_I1(O1, I1) C_PFX2(c_o1_i1_, O1, I1), argument
652 #define C_O1_I2(O1, I1, I2) C_PFX3(c_o1_i2_, O1, I1, I2), argument
656 #define C_N1_I2(O1, I1, I2) C_PFX3(c_n1_i2_, O1, I1, I2), argument
658 #define C_N2_I1(O1, O2, I1) C_PFX3(c_n2_i1_, O1, O2, I1), argument
660 #define C_O2_I1(O1, O2, I1) C_PFX3(c_o2_i1_, O1, O2, I1), argument
740 #define C_O1_I1(O1, I1) C_PFX2(c_o1_i1_, O1, I1) argument
741 #define C_O1_I2(O1, I1, I2) C_PFX3(c_o1_i2_, O1, I1, I2) argument
745 #define C_N1_I2(O1, I1, I2) C_PFX3(c_n1_i2_, O1, I1, I2) argument
746 #define C_N1O1_I1(O1, O2, I1) C_PFX3(c_n1o1_i1_, O1, O2, I1) argument
747 #define C_N2_I1(O1, O2, I1) C_PFX3(c_n2_i1_, O1, O2, I1) argument
[all …]
/qemu/target/arm/tcg/
H A Dmve_helper.c383 #define DO_VLD4B(OP, O1, O2, O3, O4) \ in DO_VLDR64_SG() argument
389 static const uint8_t off[4] = { O1, O2, O3, O4 }; \ in DO_VLDR64_SG()
405 #define DO_VLD4H(OP, O1, O2) \ argument
411 static const uint8_t off[4] = { O1, O1, O2, O2 }; \
430 #define DO_VLD4W(OP, O1, O2, O3, O4) \ argument
436 static const uint8_t off[4] = { O1, O2, O3, O4 }; \
447 y = (beat + (O1 & 2)) & 3; \
468 #define DO_VLD2B(OP, O1, O2, O3, O4) \ argument
474 static const uint8_t off[4] = { O1, O2, O3, O4 }; \
491 #define DO_VLD2H(OP, O1, O2, O3, O4) \ argument
[all …]
H A Dtranslate-neon.c805 #define DO_3SAME_BITSEL(INSN, O1, O2, O3) \ in DO_3SAME() argument
810 tcg_gen_gvec_bitsel(vece, rd_ofs, O1, O2, O3, oprsz, maxsz); \ in DO_3SAME()
H A Dtranslate-a64.c6797 #define MAP(SF, O2, O1) ((SF) | (O1 << 1) | (O2 << 7)) in disas_data_proc_1src() argument
/qemu/tests/tcg/alpha/
H A DMakefile.softmmu-target18 CFLAGS+=-nostdlib -g -O1 -mcpu=ev6 $(MINILIB_INC)
/qemu/tests/tcg/loongarch64/
H A DMakefile.softmmu-target18 CFLAGS+=-nostdlib -g -O1 -march=loongarch64 -mabi=lp64d $(MINILIB_INC)
/qemu/tests/tcg/aarch64/
H A DMakefile.target107 sve-str: CFLAGS=-O1 -march=armv8.1-a+sve
/qemu/tcg/sparc64/
H A Dtcg-target.c.inc1244 /* Note that TCG_REG_TB has been unwound to O1. */