Home
last modified time | relevance | path

Searched refs:OPC (Results 1 – 7 of 7) sorted by relevance

/qemu/target/hexagon/imported/
H A Dencode_pp.def84 #define STD_PLD_IOENC(TAG,OPC) \
125 #define STD_LD_GP(TAG,OPC) \
208 #define V4_PSTI(TAG,OPC) \
224 #define STD_LD_RRENC(TAG,OPC) \
253 #define V4_STI(TAG,OPC) \
266 #define MEMOPENC(TAG,OPC) \
311 #define STD_LD_ENC(TAG,OPC) \
322 #define STD_LDX_ENC(TAG,OPC) \
333 #define STD_PLD_ENC(TAG,OPC) \
664 #define OPRJMP_ENC(TAG,OPC) \
[all …]
/qemu/target/arm/tcg/
H A Dtranslate-a32.h116 #define DO_GEN_LD(SUFF, OPC) \ argument
120 gen_aa32_ld_i32(s, val, a32, index, OPC); \
123 #define DO_GEN_ST(SUFF, OPC) \ argument
127 gen_aa32_st_i32(s, val, a32, index, OPC); \
H A Dtranslate.c999 #define DO_GEN_LD(SUFF, OPC) \ argument
1003 gen_aa32_ld_i32(s, val, a32, index, OPC); \
1006 #define DO_GEN_ST(SUFF, OPC) \ argument
1010 gen_aa32_st_i32(s, val, a32, index, OPC); \
/qemu/target/xtensa/
H A Dxtensa-isa.c619 #define CHECK_OPCODE(INTISA, OPC, ERRVAL) \ argument
621 if ((OPC) < 0 || (OPC) >= (INTISA)->num_opcodes) { \
824 #define CHECK_OPERAND(INTISA, OPC, ICLASS, OPND, ERRVAL) \ argument
830 (INTISA)->opcodes[(OPC)].name, (ICLASS)->num_operands); \
1233 #define CHECK_STATE_OPERAND(INTISA, OPC, ICLASS, STOP, ERRVAL) \ argument
1239 (INTISA)->opcodes[(OPC)].name, \
1278 #define CHECK_INTERFACE_OPERAND(INTISA, OPC, ICLASS, IFOP, ERRVAL) \ argument
1285 (INTISA)->opcodes[(OPC)].name, \
/qemu/hw/net/
H A Detraxfs_eth.c153 OPC, enumerator
234 bus->state = OPC; in mdio_cycle()
238 case OPC: in mdio_cycle()
/qemu/target/s390x/tcg/
H A Dtranslate.c5943 #define C(OPC, NM, FT, FC, I1, I2, P, W, OP, CC) \ argument
5944 E(OPC, NM, FT, FC, I1, I2, P, W, OP, CC, 0, 0)
5946 #define D(OPC, NM, FT, FC, I1, I2, P, W, OP, CC, D) \ argument
5947 E(OPC, NM, FT, FC, I1, I2, P, W, OP, CC, D, 0)
5949 #define F(OPC, NM, FT, FC, I1, I2, P, W, OP, CC, FL) \ argument
5950 E(OPC, NM, FT, FC, I1, I2, P, W, OP, CC, 0, FL)
5952 #define E(OPC, NM, FT, FC, I1, I2, P, W, OP, CC, D, FL) insn_ ## NM, argument
5959 #define E(OPC, NM, FT, FC, I1, I2, P, W, OP, CC, D, FL) { \ argument
5960 .opc = OPC, \
6039 #define E(OPC, NM, FT, FC, I1, I2, P, W, OP, CC, D, FL) \ argument
[all …]
H A Dinsn-data.h.inc4 * C(OPC, NAME, FMT, FAC, I1, I2, P, W, OP, CC)
5 * D(OPC, NAME, FMT, FAC, I1, I2, P, W, OP, CC, DATA)
6 * E(OPC, NAME, FMT, FAC, I1, I2, P, W, OP, CC, DATA, FLAGS)
7 * F(OPC, NAME, FMT, FAC, I1, I2, P, W, OP, CC, FLAGS)
9 * OPC = (op << 8) | op2 where op is the major, op2 the minor opcode