Home
last modified time | relevance | path

Searched refs:PCI_ERR_SIZEOF (Results 1 – 12 of 12) sorted by relevance

/qemu/hw/pci-bridge/
H A Dcxl_downstream.c32 (CXL_DOWNSTREAM_PORT_AER_OFFSET + PCI_ERR_SIZEOF)
176 PCI_ERR_SIZEOF, errp); in cxl_dsp_realize()
H A Dcxl_upstream.c30 (CXL_UPSTREAM_PORT_AER_OFFSET + PCI_ERR_SIZEOF)
319 PCI_ERR_SIZEOF, errp); in cxl_usp_realize()
H A Dxio3130_upstream.c90 PCI_ERR_SIZEOF, errp); in xio3130_upstream_realize()
H A Dgen_pcie_root_port.c28 (GEN_PCIE_ROOT_PORT_AER_OFFSET + PCI_ERR_SIZEOF)
H A Dpcie_pci_bridge.c65 rc = pcie_aer_init(d, PCI_ERR_VER, 0x100, PCI_ERR_SIZEOF, errp); in OBJECT_DECLARE_SIMPLE_TYPE()
H A Dxio3130_downstream.c109 PCI_ERR_SIZEOF, errp); in xio3130_downstream_realize()
H A Dpcie_root_port.c113 PCI_ERR_SIZEOF, errp); in rp_realize()
H A Dcxl_root_port.c40 (GEN_PCIE_ROOT_PORT_AER_OFFSET + PCI_ERR_SIZEOF)
/qemu/include/hw/pci/
H A Dpcie_regs.h91 #define PCI_ERR_SIZEOF 0x48 macro
/qemu/hw/net/
H A De1000e.c480 PCI_ERR_SIZEOF, NULL) < 0) { in e1000e_pci_realize()
/qemu/hw/virtio/
H A Dvirtio-pci.c2219 PCI_ERR_SIZEOF, NULL); in virtio_pci_realize()
2220 last_pcie_cap_offset += PCI_ERR_SIZEOF; in virtio_pci_realize()
/qemu/hw/mem/
H A Dcxl_type3.c714 rc = pcie_aer_init(pci_dev, PCI_ERR_VER, 0x200, PCI_ERR_SIZEOF, NULL); in ct3_realize()