Home
last modified time | relevance | path

Searched refs:PSW_W (Results 1 – 6 of 6) sorted by relevance

/qemu/target/hppa/
H A Dcpu.c82 flags |= env->psw & (PSW_W | PSW_C | PSW_D | PSW_P); in cpu_get_tb_cpu_state()
140 return env->psw & PSW_W ? MMU_ABS_W_IDX : MMU_ABS_IDX; in hppa_cpu_mmu_index()
203 cpu_hppa_put_psw(env, PSW_W); in hppa_cpu_initfn()
H A Dcpu.h123 #define PSW_W 0x08000000 /* PA2.0 only */ macro
127 #define PSW_SM (PSW_W | PSW_E | PSW_O | PSW_G | PSW_F \
313 return (psw & PSW_W in gva_offset_mask()
H A Dhelper.c74 reserved |= PSW_O | PSW_W; /* PA2.0 only */ in cpu_hppa_put_psw()
140 psw_c[0] = (psw & PSW_W ? 'W' : '-'); in hppa_cpu_dump_state()
H A Dint_helper.c105 (env->cr[CR_PSW_DEFAULT] & PDC_PSW_WIDE_BIT ? PSW_W : 0) | in hppa_cpu_do_interrupt()
123 if (old_psw & PSW_W) { in hppa_cpu_do_interrupt()
H A Dmem_helper.c341 cpu->env.psw & PSW_W ? MMU_ABS_W_IDX : MMU_ABS_IDX); in hppa_cpu_get_phys_page_debug()
381 b >>= (env->psw & PSW_W ? 62 : 30); in hppa_set_ior_and_isr()
H A Dtranslate.c111 val |= PSW_W; in expand_sm_imm()
178 if (ctx->tb_flags & PSW_W) { in expand_11a()
195 if (ctx->tb_flags & PSW_W) { in expand_12a()
211 if (ctx->tb_flags & PSW_W) { in expand_16()
220 return ctx->tb_flags & PSW_W ? 0 : sp; in sp0_if_wide()
1543 tcg_gen_shri_i64(tmp, base, (ctx->tb_flags & PSW_W ? 64 : 32) - 5); in space_select()
3432 ctx->mmu_idx = ctx->tb_flags & PSW_W ? MMU_ABS_W_IDX : MMU_ABS_IDX; in trans_lda()
3443 ctx->mmu_idx = ctx->tb_flags & PSW_W ? MMU_ABS_W_IDX : MMU_ABS_IDX; in trans_sta()
3537 if (ctx->tb_flags & PSW_W) { in do_addb()
4636 : ctx->tb_flags & PSW_W ? MMU_ABS_W_IDX : MMU_ABS_IDX); in hppa_tr_init_disas_context()