Home
last modified time | relevance | path

Searched refs:R_TCSR (Results 1 – 1 of 1) sorted by relevance

/qemu/hw/timer/
H A Dxilinx_timer.c36 #define R_TCSR 0 macro
96 csr = t->timers[i].regs[R_TCSR]; in timer_update_irq()
121 if (!(xt->regs[R_TCSR] & TCSR_UDT)) in timer_read()
124 timer, r, xt->regs[R_TCSR] & TCSR_UDT)); in timer_read()
142 xt->nr, xt->regs[R_TCSR] & TCSR_UDT)); in timer_enable()
146 if (xt->regs[R_TCSR] & TCSR_UDT) in timer_enable()
172 case R_TCSR: in timer_write()
207 xt->regs[R_TCSR] |= TCSR_TINT; in timer_hit()
209 if (xt->regs[R_TCSR] & TCSR_ARHT) in timer_hit()