Home
last modified time | relevance | path

Searched refs:SET (Results 1 – 7 of 7) sorted by relevance

/qemu/docs/spin/
H A Dwin32-qemu-event.promela27 #define SET RAW_SET
31 * primitives. SET/RESET/WAIT have exactly the same semantics as
41 #define SET if :: state != EV_SET -> \
97 SET;
/qemu/docs/devel/migration/
H A Ddirty-limit.rst21 \ SET PENALTY(3) -----
54 - SET PENALTY (3)
/qemu/disas/
H A Dsh4.c246 #define SH_VALID_BASE_ARCH_SET(SET) (((SET) & arch_sh_base_mask) != 0) argument
247 #define SH_VALID_MMU_ARCH_SET(SET) (((SET) & arch_sh_mmu_mask) != 0) argument
248 #define SH_VALID_CO_ARCH_SET(SET) (((SET) & arch_sh_co_mask) != 0) argument
249 #define SH_VALID_ARCH_SET(SET) \ argument
250 (SH_VALID_BASE_ARCH_SET (SET) \
251 && SH_VALID_MMU_ARCH_SET (SET) \
252 && SH_VALID_CO_ARCH_SET (SET))
256 #define SH_ARCH_SET_HAS_FPU(SET) \ argument
257 (((SET) & (arch_sh_sp_fpu | arch_sh_dp_fpu)) != 0)
258 #define SH_ARCH_SET_HAS_DSP(SET) \ argument
[all …]
/qemu/target/s390x/tcg/
H A Dinsn-data.h.inc797 /* SET ACCESS */
799 /* SET ADDRESSING MODE */
803 /* SET FPC */
805 /* SET FPC AND SIGNAL */
812 /* SET PROGRAM MASK */
959 /* TEST AND SET */
1374 /* SET CLOCK */
1376 /* SET CLOCK COMPARATOR */
1380 /* SET CPU TIMER */
1382 /* SET PREFIX */
[all …]
/qemu/hw/cxl/
H A Dcxl-mailbox-utils.c63 #define SET 0x1 macro
1258 [TIMESTAMP][SET] = { "TIMESTAMP_SET", cmd_timestamp_set,
1287 [TIMESTAMP][SET] = { "TIMESTAMP_SET", cmd_timestamp_set, 0,
/qemu/target/arm/tcg/
H A Da64.decode575 # Like SET, but also setting MTE tags
/qemu/pc-bios/
H A Dedk2-licenses.txt323 * EXCEPT AS EXPRESSLY SET FORTH IN SECTION 3 BELOW, THE
544 * EXCEPT AS EXPRESSLY SET FORTH IN SECTION 3 BELOW, THE