Home
last modified time | relevance | path

Searched refs:addr (Results 1 – 25 of 1407) sorted by relevance

12345678910>>...57

/qemu/tests/qtest/fuzz/
H A Dqtest_wrappers.c55 return cpu_inb(addr); in WRAP()
57 return __real_qtest_inb(s, addr); in WRAP()
64 return cpu_inw(addr); in __wrap_qtest_inw()
66 return __real_qtest_inw(s, addr); in __wrap_qtest_inw()
73 return cpu_inl(addr); in __wrap_qtest_inl()
75 return __real_qtest_inl(s, addr); in __wrap_qtest_inl()
82 cpu_outb(addr, value); in __wrap_qtest_outb()
84 __real_qtest_outb(s, addr, value); in __wrap_qtest_outb()
91 cpu_outw(addr, value); in __wrap_qtest_outw()
93 __real_qtest_outw(s, addr, value); in __wrap_qtest_outw()
[all …]
/qemu/accel/tcg/
H A Dldst_common.c.inc137 plugin_load_cb(env, addr, oi);
148 plugin_load_cb(env, addr, oi);
159 plugin_load_cb(env, addr, oi);
170 plugin_load_cb(env, addr, oi);
181 plugin_load_cb(env, addr, oi);
198 plugin_store_cb(env, addr, oi);
206 plugin_store_cb(env, addr, oi);
214 plugin_store_cb(env, addr, oi);
222 plugin_store_cb(env, addr, oi);
230 plugin_store_cb(env, addr, oi);
[all …]
/qemu/hw/net/
H A Dvmware_utils.h32 pci_dma_read(d, addr, buf, len); in vmw_shmem_read()
39 pci_dma_write(d, addr, buf, len); in vmw_shmem_write()
46 addr, len, buf, is_write); in vmw_shmem_rw()
69 pci_dma_read(d, addr, &res, 1); in vmw_shmem_ld8()
78 pci_dma_write(d, addr, &value, 1); in vmw_shmem_st8()
85 pci_dma_read(d, addr, &res, 2); in vmw_shmem_ld16()
96 pci_dma_write(d, addr, &value, 2); in vmw_shmem_st16()
103 pci_dma_read(d, addr, &res, 4); in vmw_shmem_ld32()
114 pci_dma_write(d, addr, &value, 4); in vmw_shmem_st32()
121 pci_dma_read(d, addr, &res, 8); in vmw_shmem_ld64()
[all …]
H A Dne2000.c265 addr &= 0xf; in ne2000_ioport_write()
369 addr &= 0xf; in ne2000_ioport_read()
436 if (addr < 32 || in ne2000_mem_writeb()
437 (addr >= NE2000_PMEM_START && addr < NE2000_MEM_SIZE)) { in ne2000_mem_writeb()
446 if (addr < 32 || in ne2000_mem_writew()
447 (addr >= NE2000_PMEM_START && addr < NE2000_MEM_SIZE)) { in ne2000_mem_writew()
456 if (addr < 32 in ne2000_mem_writel()
465 if (addr < 32 || in ne2000_mem_readb()
466 (addr >= NE2000_PMEM_START && addr < NE2000_MEM_SIZE)) { in ne2000_mem_readb()
477 (addr >= NE2000_PMEM_START && addr < NE2000_MEM_SIZE)) { in ne2000_mem_readw()
[all …]
H A Dpcnet-pci.c72 s->prom[addr & 15] = val; in pcnet_aprom_writeb()
79 uint32_t val = s->prom[addr & 15]; in pcnet_aprom_readb()
81 trace_pcnet_aprom_readb(opaque, addr, val); in pcnet_aprom_readb()
91 if (addr < 0x10) { in pcnet_ioport_read()
93 return pcnet_aprom_readb(d, addr); in pcnet_ioport_read()
95 return pcnet_aprom_readb(d, addr) | in pcnet_ioport_read()
98 return pcnet_aprom_readb(d, addr) | in pcnet_ioport_read()
105 return pcnet_ioport_readw(d, addr); in pcnet_ioport_read()
119 if (addr < 0x10) { in pcnet_ioport_write()
121 pcnet_aprom_writeb(d, addr, data); in pcnet_ioport_write()
[all …]
/qemu/target/hppa/
H A Dop_helper.c102 switch (addr & 3) { in do_stby_b()
104 cpu_stb_data_ra(env, addr, val, ra); in do_stby_b()
107 cpu_stw_data_ra(env, addr, val, ra); in do_stby_b()
119 cpu_stl_data_ra(env, addr, val, ra); in do_stby_b()
127 switch (addr & 7) { in do_stdby_b()
129 cpu_stb_data_ra(env, addr, val, ra); in do_stdby_b()
132 cpu_stw_data_ra(env, addr, val, ra); in do_stdby_b()
205 switch (addr & 3) { in do_stby_e()
232 switch (addr & 7) { in do_stdby_e()
312 void HELPER(ldc_check)(target_ulong addr) in HELPER()
[all …]
/qemu/target/ppc/
H A Dmem_helper.c73 addr = addr_add(env, addr, nb_pg1); in probe_contiguous()
100 addr = addr_add(env, addr, 4); in helper_lmw()
122 addr = addr_add(env, addr, 4); in helper_stmw()
166 addr = addr_add(env, addr, 4); in do_lsw()
179 addr = addr_add(env, addr, 2); in do_lsw()
254 addr = addr_add(env, addr, 4); in helper_stsw()
266 addr = addr_add(env, addr, 2); in helper_stsw()
291 addr &= mask; in dcbz_common()
350 addr = addr_add(env, addr, 1); in helper_lscbx()
489 addr = addr_add(env, addr, 1); \
[all …]
/qemu/tests/qtest/
H A Dlibqtest-single.h102 qtest_outb(global_qtest, addr, value); in outb()
114 qtest_outw(global_qtest, addr, value); in outw()
126 qtest_outl(global_qtest, addr, value); in outl()
137 static inline uint8_t inb(uint16_t addr) in inb() argument
139 return qtest_inb(global_qtest, addr); in inb()
150 static inline uint16_t inw(uint16_t addr) in inw() argument
152 return qtest_inw(global_qtest, addr); in inw()
163 static inline uint32_t inl(uint16_t addr) in inl() argument
165 return qtest_inl(global_qtest, addr); in inl()
224 static inline uint8_t readb(uint64_t addr) in readb() argument
[all …]
/qemu/tests/unit/
H A Dtest-util-sockets.c81 SocketAddress addr; in test_socket_fd_pass_name_good() local
102 g_free(addr.u.fd.str); in test_socket_fd_pass_name_good()
112 SocketAddress addr; in test_socket_fd_pass_name_bad() local
132 g_free(addr.u.fd.str); in test_socket_fd_pass_name_bad()
142 SocketAddress addr; in test_socket_fd_pass_name_nomon() local
165 SocketAddress addr; in test_socket_fd_pass_num_good() local
187 SocketAddress addr; in test_socket_fd_pass_num_bad() local
211 SocketAddress addr; in test_socket_fd_pass_num_nocli() local
295 { &addr, in test_socket_unix_abstract()
317 addr_tight = addr; in test_socket_unix_abstract()
[all …]
/qemu/hw/misc/
H A Dxlnx-versal-cframe-reg.c151 for (uint32_t addr = start_addr; addr < end_addr; addr++) { in cfrm_readout_frames() local
220 switch (reg->access->addr) { in cfrm_last_frame_bot_post_read()
253 switch (reg->access->addr) { in cfrm_last_frame_top_post_read()
288 { .name = "CRC0", .addr = A_CRC0,
290 },{ .name = "CRC1", .addr = A_CRC0,
292 },{ .name = "CRC2", .addr = A_CRC0,
294 },{ .name = "CRC3", .addr = A_CRC0,
296 },{ .name = "FAR0", .addr = A_FAR0,
298 },{ .name = "FAR1", .addr = A_FAR1,
300 },{ .name = "FAR2", .addr = A_FAR2,
[all …]
H A Dxlnx-versal-crl.c149 { .name = "ERR_CTRL", .addr = A_ERR_CTRL,
153 },{ .name = "IR_MASK", .addr = A_IR_MASK,
160 },{ .name = "WPROT", .addr = A_WPROT,
167 },{ .name = "RPLL_CFG", .addr = A_RPLL_CFG,
251 },{ .name = "RST_ADMA", .addr = A_RST_ADMA,
254 },{ .name = "RST_GEM0", .addr = A_RST_GEM0,
257 },{ .name = "RST_GEM1", .addr = A_RST_GEM1,
288 },{ .name = "RST_TTC", .addr = A_RST_TTC,
294 },{ .name = "RST_OCM", .addr = A_RST_OCM,
295 },{ .name = "RST_IPI", .addr = A_RST_IPI,
[all …]
H A Dxlnx-versal-pmc-iou-slcr.c1023 .addr = A_BNK0_EN_PAD2PAD_LOOPBACK,
1087 .addr = A_BNK1_EN_PAD2PAD_LOOPBACK,
1187 .addr = A_SD0_IOU_INTERCONNECT_QOS,
1256 .addr = A_SD1_IOU_INTERCONNECT_QOS,
1259 .addr = A_OSPI_QSPI_IOU_AXI_MUX_SEL,
1313 },{ .name = "CTRL", .addr = A_CTRL,
1314 },{ .name = "ISR", .addr = A_ISR,
1317 },{ .name = "IMR", .addr = A_IMR,
1320 },{ .name = "IER", .addr = A_IER,
1322 },{ .name = "IDR", .addr = A_IDR,
[all …]
H A Dxlnx-zynqmp-crf.c79 { .name = "ERR_CTRL", .addr = A_ERR_CTRL,
80 },{ .name = "IR_STATUS", .addr = A_IR_STATUS,
83 },{ .name = "IR_MASK", .addr = A_IR_MASK,
86 },{ .name = "IR_ENABLE", .addr = A_IR_ENABLE,
90 },{ .name = "CRF_WPROT", .addr = A_CRF_WPROT,
91 },{ .name = "APLL_CTRL", .addr = A_APLL_CTRL,
94 },{ .name = "APLL_CFG", .addr = A_APLL_CFG,
98 },{ .name = "DPLL_CTRL", .addr = A_DPLL_CTRL,
101 },{ .name = "DPLL_CFG", .addr = A_DPLL_CFG,
108 },{ .name = "VPLL_CFG", .addr = A_VPLL_CFG,
[all …]
/qemu/util/
H A Dqemu-sockets.c129 if (addr->has_ipv6 && addr->has_ipv4 && in inet_ai_family_from_address()
130 !addr->ipv6 && !addr->ipv4) { in inet_ai_family_from_address()
134 if ((addr->has_ipv6 && addr->ipv6) && (addr->has_ipv4 && addr->ipv4)) { in inet_ai_family_from_address()
145 if (!addr->host || g_str_equal(addr->host, "")) { in inet_ai_family_from_address()
151 if ((addr->has_ipv6 && addr->ipv6) || (addr->has_ipv4 && !addr->ipv4)) { in inet_ai_family_from_address()
154 if ((addr->has_ipv4 && addr->ipv4) || (addr->has_ipv6 && !addr->ipv6)) { in inet_ai_family_from_address()
364 sock = qemu_socket(addr->ai_family, addr->ai_socktype, addr->ai_protocol); in inet_connect_addr()
515 if (addr == NULL || strlen(addr) == 0) { in inet_dgram_saddr()
538 if (addr == NULL || strlen(addr) == 0) { in inet_dgram_saddr()
632 memset(addr, 0, sizeof(*addr)); in inet_parse()
[all …]
/qemu/tests/qtest/libqos/
H A Di2c-imx.c36 qtest_writeb(s->parent.qts, s->addr + I2DR_ADDR, in imx_i2c_set_slave_addr()
40 static void imx_i2c_send(I2CAdapter *i2c, uint8_t addr, in imx_i2c_send() argument
59 qtest_writeb(i2c->qts, s->addr + I2CR_ADDR, data); in imx_i2c_send()
64 imx_i2c_set_slave_addr(s, addr, IMX_I2C_WRITE); in imx_i2c_send()
70 qtest_writeb(i2c->qts, s->addr + I2SR_ADDR, 0); in imx_i2c_send()
95 qtest_writeb(i2c->qts, s->addr + I2CR_ADDR, data); in imx_i2c_send()
124 imx_i2c_set_slave_addr(s, addr, IMX_I2C_READ); in imx_i2c_recv()
130 qtest_writeb(i2c->qts, s->addr + I2SR_ADDR, 0); in imx_i2c_recv()
145 qtest_readb(i2c->qts, s->addr + I2DR_ADDR); in imx_i2c_recv()
150 qtest_writeb(i2c->qts, s->addr + I2SR_ADDR, 0); in imx_i2c_recv()
[all …]
H A Dpci.c100 g_assert(!addr->vendor_id || vendor_id == addr->vendor_id); in qpci_device_init()
101 g_assert(!addr->device_id || device_id == addr->device_id); in qpci_device_init()
252 uint8_t addr; in qpci_find_capability() local
263 addr = qpci_config_readb(dev, addr + PCI_CAP_LIST_NEXT); in qpci_find_capability()
267 return addr; in qpci_find_capability()
272 uint8_t addr; in qpci_msix_enable() local
303 uint8_t addr; in qpci_msix_disable() local
313 if (dev->msix_pba_bar.addr != dev->msix_table_bar.addr) { in qpci_msix_disable()
338 uint8_t addr; in qpci_msix_masked() local
358 uint8_t addr; in qpci_msix_table_size() local
[all …]
/qemu/hw/virtio/
H A Dvirtio-config-io.c27 val = ldub_p(vdev->config + addr); in virtio_config_readb()
42 val = lduw_p(vdev->config + addr); in virtio_config_readw()
57 val = ldl_p(vdev->config + addr); in virtio_config_readl()
70 stb_p(vdev->config + addr, val); in virtio_config_writeb()
86 stw_p(vdev->config + addr, val); in virtio_config_writew()
102 stl_p(vdev->config + addr, val); in virtio_config_writel()
120 val = ldub_p(vdev->config + addr); in virtio_config_modern_readb()
150 val = ldl_le_p(vdev->config + addr); in virtio_config_modern_readl()
164 stb_p(vdev->config + addr, val); in virtio_config_modern_writeb()
181 stw_le_p(vdev->config + addr, val); in virtio_config_modern_writew()
[all …]
/qemu/hw/rtc/
H A Dtrace-events4 allwinner_rtc_read(uint64_t addr, uint64_t value) "addr 0x%" PRIx64 " value 0x%" PRIx64
5 allwinner_rtc_write(uint64_t addr, uint64_t value) "addr 0x%" PRIx64 " value 0x%" PRIx64
8 sun4v_rtc_read(uint64_t addr, uint64_t value) "read: addr 0x%" PRIx64 " value 0x%" PRIx64
9 sun4v_rtc_write(uint64_t addr, uint64_t value) "write: addr 0x%" PRIx64 " value 0x%" PRIx64
16 pl031_read(uint32_t addr, uint32_t value) "addr 0x%08x value 0x%08x"
17 pl031_write(uint32_t addr, uint32_t value) "addr 0x%08x value 0x%08x"
22 aspeed_rtc_read(uint64_t addr, uint64_t value) "addr 0x%02" PRIx64 " value 0x%08" PRIx64
23 aspeed_rtc_write(uint64_t addr, uint64_t value) "addr 0x%02" PRIx64 " value 0x%08" PRIx64
28 m48txx_nvram_mem_read(uint32_t addr, uint32_t value) "mem read addr:0x%04x value:0x%02x"
29 m48txx_nvram_mem_write(uint32_t addr, uint32_t value) "mem write addr:0x%04x value:0x%02x"
[all …]
/qemu/hw/pci-host/
H A Dtrace-events25 sabre_config_write(uint64_t addr, uint64_t val) "addr 0x%"PRIx64" val 0x%"PRIx64
26 sabre_config_read(uint64_t addr, uint64_t val) "addr 0x%"PRIx64" val 0x%"PRIx64
27 sabre_pci_config_write(uint64_t addr, uint64_t val) "addr 0x%"PRIx64" val 0x%"PRIx64
28 sabre_pci_config_read(uint64_t addr, uint64_t val) "addr 0x%"PRIx64" val 0x%"PRIx64
37 unin_write(uint64_t addr, uint64_t value) "addr=0x%" PRIx64 " val=0x%"PRIx64
38 unin_read(uint64_t addr, uint64_t value) "addr=0x%" PRIx64 " val=0x%"PRIx64
49 ppc440_pcix_reg_read(uint64_t addr, uint32_t val) "addr 0x%" PRIx64 " = 0x%" PRIx32
58 dino_chip_mem_valid(uint64_t addr, uint32_t val) "access to addr 0x%"PRIx64" is %d"
59 dino_chip_read(uint64_t addr, uint32_t val) "addr 0x%"PRIx64" val 0x%08x"
60 dino_chip_write(uint64_t addr, uint32_t val) "addr 0x%"PRIx64" val 0x%08x"
[all …]
/qemu/include/exec/
H A Dexec-all.h69 void tlb_flush_page(CPUState *cpu, vaddr addr);
111 void tlb_flush_page_by_mmuidx(CPUState *cpu, vaddr addr,
177 void tlb_flush_range_by_mmuidx(CPUState *cpu, vaddr addr,
232 void tlb_set_page_with_attrs(CPUState *cpu, vaddr addr,
241 void tlb_set_page(CPUState *cpu, vaddr addr,
420 tb->itree.start = addr; in tb_set_page_addr0()
429 tb->itree.last = addr; in tb_set_page_addr0()
431 tb->page_addr[0] = addr; in tb_set_page_addr0()
440 tb->itree.last = addr; in tb_set_page_addr1()
442 tb->page_addr[1] = addr; in tb_set_page_addr1()
[all …]
H A Dmemory_ldst_phys.h.inc25 return glue(address_space_lduw, SUFFIX)(ARG1, addr,
31 return glue(address_space_ldl, SUFFIX)(ARG1, addr,
37 return glue(address_space_ldq, SUFFIX)(ARG1, addr,
43 glue(address_space_stw, SUFFIX)(ARG1, addr, val,
49 glue(address_space_stl, SUFFIX)(ARG1, addr, val,
55 glue(address_space_stq, SUFFIX)(ARG1, addr, val,
61 return glue(address_space_ldub, SUFFIX)(ARG1, addr,
103 glue(address_space_stb, SUFFIX)(ARG1, addr, val,
109 glue(address_space_stw_le, SUFFIX)(ARG1, addr, val,
115 glue(address_space_stw_be, SUFFIX)(ARG1, addr, val,
[all …]
/qemu/target/sparc/
H A Dldst_helper.c332 return addr; in address_mask()
339 addr = address_mask(env, addr); in asi_address_mask()
341 return addr; in asi_address_mask()
365 if (addr & align) { in do_check_align()
524 switch (addr) { in leon3_cache_control_st()
556 switch (addr) { in leon3_cache_control_ld()
1205 addr = asi_address_mask(env, asi, addr); in helper_ld_asi()
1329 addr = asi_address_mask(env, asi, addr); in helper_ld_asi()
1539 if (unlikely((addr >= 0x20) && (addr < 0x30))) { in helper_ld_asi()
1623 addr = asi_address_mask(env, asi, addr); in helper_st_asi()
[all …]
/qemu/system/
H A Dioport.c89 uint8_t cpu_inb(uint32_t addr) in cpu_inb() argument
136 piolist->addr = 0; in portio_list_init()
185 data = mrp->read(mrpio->portio_opaque, mrpio->mr.addr + addr); in portio_read()
189 data = mrp->read(mrpio->portio_opaque, mrpio->mr.addr + addr); in portio_read()
207 mrp->write(mrpio->portio_opaque, mrpio->mr.addr + addr, data); in portio_write()
211 mrp->write(mrpio->portio_opaque, mrpio->mr.addr + addr, data & 0xff); in portio_write()
213 mrp->write(mrpio->portio_opaque, mrpio->mr.addr + addr + 1, data >> 8); in portio_write()
286 piolist->addr = start; in portio_list_add()
344 mrpio->mr.addr - piolist->addr + addr); in portio_list_set_address()
346 mrpio->ports[j].offset += addr - piolist->addr; in portio_list_set_address()
[all …]
/qemu/hw/pci/
H A Dpci_host.c51 uint8_t bus_num = addr >> 16; in pci_dev_find_by_addr()
52 uint8_t devfn = addr >> 8; in pci_dev_find_by_addr()
80 if (limit <= addr) { in pci_host_config_write_common()
96 pci_dev->config_write(pci_dev, addr, val, MIN(len, limit - addr)); in pci_host_config_write_common()
105 if (limit <= addr) { in pci_host_config_read_common()
118 ret = pci_dev->config_read(pci_dev, addr, MIN(len, limit - addr)); in pci_host_config_read_common()
133 extract32(addr, 11, 5), extract32(addr, 8, 3), in pci_data_write()
149 extract32(addr, 11, 5), extract32(addr, 8, 3), in pci_data_read()
164 __func__, addr, len, val); in pci_host_config_write()
165 if (addr != 0 || len != 4) { in pci_host_config_write()
[all …]
/qemu/hw/isa/
H A Dtrace-events10 pc87312_io_read(uint32_t addr, uint32_t val) "read addr=0x%x val=0x%x"
11 pc87312_io_write(uint32_t addr, uint32_t val) "write addr=0x%x val=0x%x"
14 apm_io_read(uint8_t addr, uint8_t val) "read addr=0x%x val=0x%02x"
15 apm_io_write(uint8_t addr, uint8_t val) "write addr=0x%x val=0x%02x"
18 via_isa_write(uint32_t addr, uint32_t val, int len) "addr 0x%x val 0x%x len 0x%x"
19 via_pm_read(uint32_t addr, uint32_t val, int len) "addr 0x%x val 0x%x len 0x%x"
20 via_pm_write(uint32_t addr, uint32_t val, int len) "addr 0x%x val 0x%x len 0x%x"
21 via_pm_io_read(uint32_t addr, uint32_t val, int len) "addr 0x%x val 0x%x len 0x%x"
22 via_pm_io_write(uint32_t addr, uint32_t val, int len) "addr 0x%x val 0x%x len 0x%x"
23 via_superio_read(uint8_t addr, uint8_t val) "addr 0x%x val 0x%x"
[all …]

12345678910>>...57