Home
last modified time | relevance | path

Searched refs:b5 (Results 1 – 9 of 9) sorted by relevance

/qemu/tests/tcg/multiarch/system/
H A Dmemory.c168 uint64_t b6 = BYTE_NEXT(count), b5 = BYTE_NEXT(count); in init_test_data_u64() local
172 BYTE_SHIFT(b4, 4) | BYTE_SHIFT(b5, 3) | BYTE_SHIFT(b6, 2) | in init_test_data_u64()
255 uint8_t b1, b2, b3, b4, b5, b6, b7, b8; in read_test_data_u64() local
263 b5 = (word >> 24) & 0xff; in read_test_data_u64()
272 zeros += (b5 == 0 ? 1 : 0); in read_test_data_u64()
278 ptr - 1, b1, b2, b3, b4, b5, b6, b7, b8); in read_test_data_u64()
285 (b4 < b5 && b4 != 0) || in read_test_data_u64()
286 (b5 < b6 && b5 != 0) || in read_test_data_u64()
290 b1, b2, b3, b4, b5, b6, b7, b8); in read_test_data_u64()
/qemu/pc-bios/s390-ccw/
H A Dscsi.h96 uint8_t b5; member
/qemu/tests/tcg/xtensa/
H A Dtest_fp1.S47 test_ord \op b5, f10, f11, 0x3f800000, 0xffc00001, \aN, \qnan_sr /* ord -QNaN */
/qemu/hw/net/
H A Dtrace-events111 …t idx, uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5) "unicast match[%d]:…
112 e1000x_rx_flt_ucast_mismatch(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5
113 …smatch(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5, uint32_t mo, uint32…
117 e1000x_mac_indicate(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5) "Indica…
239 e1000e_mac_set_sw(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5) "Set SW M…
265 e1000e_mac_set_permanent(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5) "S…
384 sunhme_rx_filter_destmac(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5) "r…
/qemu/target/xtensa/core-test_mmuhifi_c3/
H A Dgdb-config.c.inc152 XTREG(112,481, 1, 1, 1,0x0015,0x0006,-2, 6,0x1010,b5,
/qemu/target/xtensa/core-test_kc705_be/
H A Dgdb-config.c.inc185 XTREG(145,613, 1, 1, 1,0x0015,0x0006,-2, 6,0x1010,b5,
/qemu/target/xtensa/core-de233_fpu/
H A Dgdb-config.c.inc189 XTREG(145,629, 1, 1, 1,0x0015,0x0006,-2, 6,0x1010,b5,
/qemu/target/xtensa/core-dsp3400/
H A Dgdb-config.c.inc320 XTREG(236,2049, 1, 1, 1,0x0015,0x0006,-2, 6,0x1010,b5,
/qemu/target/loongarch/tcg/insn_trans/
H A Dtrans_vec.c.inc3517 uint64_t b0,b1,b2,b3,b4,b5,b6,b7;
3523 b5 = (t & 0x20) >> 5;
3528 (EXPAND_BYTE(b5) << 40) |