Home
last modified time | relevance | path

Searched refs:condexec_bits (Results 1 – 7 of 7) sorted by relevance

/qemu/target/arm/
H A Dcpu.h258 uint32_t condexec_bits; /* IT bits. cpsr[15:10,26:25]. */ member
1540 | (env->thumb << 24) | ((env->condexec_bits & 3) << 25) in xpsr_read()
1541 | ((env->condexec_bits & 0xfc) << 8) in xpsr_read()
1566 env->condexec_bits &= ~3; in xpsr_write()
1567 env->condexec_bits |= (val >> 25) & 3; in xpsr_write()
1570 env->condexec_bits &= 3; in xpsr_write()
1571 env->condexec_bits |= (val >> 8) & 0xfc; in xpsr_write()
H A Dcpu.c111 env->condexec_bits = 0; in arm_restore_state_to_opc()
119 env->condexec_bits = data[1]; in arm_restore_state_to_opc()
H A Dhelper.c10498 | (env->thumb << 5) | ((env->condexec_bits & 3) << 25) in cpsr_read()
10499 | ((env->condexec_bits & 0xfc) << 8) in cpsr_read()
10523 env->condexec_bits &= ~3; in cpsr_write()
10524 env->condexec_bits |= (val >> 25) & 3; in cpsr_write()
10527 env->condexec_bits &= 3; in cpsr_write()
10528 env->condexec_bits |= (val >> 8) & 0xfc; in cpsr_write()
11087 env->condexec_bits = 0; in take_aarch32_exception()
11701 env->condexec_bits = 0; in arm_cpu_do_interrupt_aarch64()
12698 DP_TBFLAG_AM32(flags, CONDEXEC, env->condexec_bits); in cpu_get_tb_cpu_state()
/qemu/target/arm/tcg/
H A Dtranslate.c400 store_cpu_field_constant(0, condexec_bits); in clear_eci_state()
743 store_cpu_field_constant(val, condexec_bits); in gen_set_condexec()
7663 store_cpu_field_constant(0, condexec_bits); in arm_tr_tb_start()
7675 uint32_t condexec_bits; in arm_tr_insn_start() local
7682 condexec_bits = dc->eci << 4; in arm_tr_insn_start()
7684 condexec_bits = (dc->condexec_cond << 4) | (dc->condexec_mask >> 1); in arm_tr_insn_start()
7686 tcg_gen_insn_start(pc_arg, condexec_bits, 0); in arm_tr_insn_start()
H A Dmve_helper.c40 if ((env->condexec_bits & 0xf) != 0) { in mve_eci_mask()
44 eci = env->condexec_bits >> 4; in mve_eci_mask()
118 if ((env->condexec_bits & 0xf) == 0) { in mve_advance_vpt()
119 env->condexec_bits = (env->condexec_bits == (ECI_A0A1A2B0 << 4)) ? in mve_advance_vpt()
H A Dtranslate-mve.c124 store_cpu_field(tcg_constant_i32(s->eci << 4), condexec_bits); in mve_update_and_store_eci()
H A Dm_helper.c973 env->condexec_bits = 0; in v7m_exception_taken()