Searched refs:cpu_sr (Results 1 – 3 of 3) sorted by relevance
| /qemu/target/sh4/ |
| H A D | translate.c | 66 static TCGv cpu_sr, cpu_sr_m, cpu_sr_q, cpu_sr_t; variable
106 cpu_sr = tcg_global_mem_new_i32(tcg_env, in sh4_translate_init()
195 tcg_gen_or_i32(dst, cpu_sr, t0); in gen_read_sr()
200 tcg_gen_andi_i32(cpu_sr, src, in gen_write_sr()
443 tcg_gen_andi_i32(cpu_sr, cpu_sr, ~(1u << SR_S)); in _decode_opc()
462 tcg_gen_ori_i32(cpu_sr, cpu_sr, (1u << SR_S)); in _decode_opc()
|
| /qemu/target/openrisc/ |
| H A D | translate.c | 73 static TCGv cpu_sr; variable
97 cpu_sr = tcg_global_mem_new(tcg_env, in openrisc_translate_init()
|
| /qemu/target/hppa/ |
| H A D | translate.c | 256 static TCGv_i64 cpu_sr[4]; variable
307 cpu_sr[i] = tcg_global_mem_new_i64(tcg_env, in hppa_translate_init()
508 tcg_gen_mov_i64(dest, cpu_sr[reg]); in load_spr()
718 tcg_gen_mov_i64(cpu_sr[0], cpu_iasq_b); in install_link()
2232 tcg_gen_mov_i64(cpu_sr[rs], tmp); in trans_mtsp()
|