Home
last modified time | relevance | path

Searched refs:delay (Results 1 – 25 of 36) sorted by relevance

12

/qemu/tests/qemu-iotests/
H A D14891 delay = 10
95 self.vm.qtest("clock_step %d" % delay)
103 delay = 2 * event_rate
107 self.vm.qtest("clock_step %d" % delay)
111 delay = 10
115 self.vm.qtest("clock_step %d" % delay)
123 delay = 2 * event_rate
127 self.vm.qtest("clock_step %d" % delay)
/qemu/tests/tcg/multiarch/
H A Dthreadcount.c25 int delay; member
31 usleep(arg->delay); in thread_fn()
48 arg->delay = i * 100; in main()
/qemu/tests/tcg/cris/bare/
H A Dcheck_movdelsr1.s5 ; Bug with move to special register in delay slot, due to
/qemu/hw/gpio/
H A Domap_gpio.c210 uint8_t delay; member
307 s->delay = 0; in omap2_gpio_module_reset()
375 return s->delay; in omap2_gpio_module_read()
481 s->delay = value; in omap2_gpio_module_write()
/qemu/qapi/
H A Dmigration.json683 # @announce-step: Increase in delay (in milliseconds) between
752 # @x-checkpoint-delay: The delay time (in ms) between two COLO
817 # @unstable: Members @x-checkpoint-delay and
853 # @announce-step: Increase in delay (in milliseconds) between
922 # @x-checkpoint-delay: The delay time (in ms) between two COLO
987 # @unstable: Members @x-checkpoint-delay and
1010 '*x-checkpoint-delay': { 'type': 'uint32',
1056 # @announce-step: Increase in delay (in milliseconds) between
1121 # @x-checkpoint-delay: the delay time between two COLO checkpoints.
1186 # @unstable: Members @x-checkpoint-delay and
[all …]
H A Dnet.json899 # @initial: Initial delay (in ms) before sending the first GARP/RARP
902 # @max: Maximum delay (in ms) between GARP/RARP announcement packets
H A Dmachine.json417 # @delay: continue to deliver ticks at the normal rate. The guest OS
432 'data': ['discard', 'delay', 'slew' ] }
/qemu/target/mips/tcg/
H A Dmips16e_translate.c.inc485 /* No delay slot, so just process as a normal instruction */
489 /* No delay slot, so just process as a normal instruction */
493 /* No delay slot, so just process as a normal instruction */
688 /* No delay slot, so just process as a normal instruction */
702 /* No delay slot, so just process as a normal instruction */
707 /* No delay slot, so just process as a normal instruction */
H A Dmicromips_translate.c.inc798 * Let normal delay slot handling in our caller take us
843 * Let normal delay slot handling in our caller take us
2451 * Compact branches don't have a delay slot, so just let
2452 * the normal delay slot handling take us to the branch
2987 /* Enforce properly-sized instructions in a delay slot */
/qemu/tcg/mips/
H A Dtcg-target.c.inc1147 /* delay slot */
1157 /* delay slot */
1176 /* delay slot */
1184 /* delay slot */
1297 /* delay slot */
1307 /* delay slot */
1633 /* delay slot */
1653 /* delay slot */
2437 /* delay slot */
2455 /* delay slot */
[all …]
/qemu/include/standard-headers/linux/
H A Dinput.h309 uint16_t delay; member
/qemu/hw/net/
H A Ddp8393x.c333 int64_t delay; in dp8393x_set_next_tick() local
342 delay = NANOSECONDS_PER_SECOND * ticks / 5000000; in dp8393x_set_next_tick()
343 timer_mod(s->watchdog, s->wt_last_update + delay); in dp8393x_set_next_tick()
/qemu/hw/ssi/
H A Daspeed_smc.c787 uint8_t delay = in aspeed_smc_dma_calibration() local
801 s->regs[s->r_timings] |= delay << hclk_shift; in aspeed_smc_dma_calibration()
824 uint8_t delay = in aspeed_smc_inject_read_failure() local
836 return (delay & 0x7) < 1; in aspeed_smc_inject_read_failure()
838 return (delay & 0x7) < 2; in aspeed_smc_inject_read_failure()
/qemu/docs/devel/
H A Dlockcnt.txt70 this can improve performance, but also delay reclamation undesirably.
132 Note that it is possible for multiple concurrent accesses to delay
H A Dtcg-icount.rst65 .. [1] sometimes two instructions if dealing with delay slots
H A Dtcg.rst166 condition codes on x86, delay slots on SPARC, conditional execution on
H A Dsubmitting-a-patch.rst34 subscribed) may be subject to some delay while waiting for a moderator
425 quickly, lesser-loved areas of code may have a longer delay.
/qemu/target/microblaze/
H A Dtranslate.c1048 bool delay, bool abs, int link) in do_branch() argument
1055 if (delay) { in do_branch()
1090 TCGCond cond, int ra, bool delay) in DO_BR()
1097 if (delay) { in DO_BR()
1117 next = tcg_constant_i32(dc->base.pc_next + (delay + 1) * 4); in DO_BR()
/qemu/.gitlab-ci.d/
H A Dcirrus.yml19 # as there's often a 5-10 minute delay before Cirrus CI
/qemu/include/ui/
H A Dconsole.h316 int dpy_set_ui_info(QemuConsole *con, QemuUIInfo *info, bool delay);
/qemu/tcg/sparc64/
H A Dtcg-target.c.inc977 /* delay slot */
983 /* delay slot */
1152 /* If the guest address must be zero-extended, do in the delay slot. */
1262 /* delay slot */
/qemu/docs/about/
H A Ddeprecated.rst33 ``delay`` option for socket character devices (since 6.0)
37 rather than ``delay=off``.
/qemu/ui/
H A Dconsole.c775 int dpy_set_ui_info(QemuConsole *con, QemuUIInfo *info, bool delay) in dpy_set_ui_info() argument
792 qemu_clock_get_ms(QEMU_CLOCK_REALTIME) + (delay ? 1000 : 0)); in dpy_set_ui_info()
/qemu/hw/misc/
H A Dtrace-events51 ecc_mem_writel_mdr(uint32_t val) "Write memory delay 0x%08x"
58 ecc_mem_readl_mdr(uint32_t ret) "Read memory delay 0x%08x"
/qemu/tests/data/qobject/
H A Dqdict.txt4205 delay-accounting.txt: 3837
4208 delay.c: 581
4211 delay.h: 1166
4214 delay.S: 1279
4215 delay.txt: 694
4556 dm-delay.c: 8567

12