Home
last modified time | relevance | path

Searched refs:int_enabled (Results 1 – 5 of 5) sorted by relevance

/qemu/hw/arm/
H A Dpxa2xx_pic.c52 uint32_t int_enabled[2]; member
73 mask[0] = s->int_pending[0] & s->int_enabled[0]; in pxa2xx_pic_update()
74 mask[1] = s->int_pending[1] & s->int_enabled[1]; in pxa2xx_pic_update()
110 mask[0] = s->int_pending[0] & s->int_enabled[0]; in pxa2xx_pic_highest()
111 mask[1] = s->int_pending[1] & s->int_enabled[1]; in pxa2xx_pic_highest()
148 return s->int_enabled[0]; in pxa2xx_pic_mem_read()
150 return s->int_enabled[1]; in pxa2xx_pic_mem_read()
186 s->int_enabled[0] = value; in pxa2xx_pic_mem_write()
189 s->int_enabled[1] = value; in pxa2xx_pic_mem_write()
281 s->int_enabled[0] = 0; in pxa2xx_pic_reset_hold()
[all …]
/qemu/hw/char/
H A Dgoldfish_tty.c79 if (s->int_enabled) { in goldfish_tty_cmd()
83 s->int_enabled = false; in goldfish_tty_cmd()
87 if (!s->int_enabled) { in goldfish_tty_cmd()
91 s->int_enabled = true; in goldfish_tty_cmd()
119 if (s->int_enabled && fifo8_is_empty(&s->rx_fifo)) { in goldfish_tty_cmd()
188 if (s->int_enabled && !fifo8_is_empty(&s->rx_fifo)) { in goldfish_tty_receive()
200 s->int_enabled = false; in goldfish_tty_reset()
238 VMSTATE_BOOL(int_enabled, GoldfishTTYState),
H A Dpl011.c128 flags = s->int_level & s->int_enabled; in pl011_update()
207 r = s->int_enabled; in pl011_read()
213 r = s->int_level & s->int_enabled; in pl011_read()
408 s->int_enabled = value; in pl011_write()
549 VMSTATE_UINT32(int_enabled, PL011State),
606 s->int_enabled = 0; in pl011_reset()
/qemu/include/hw/char/
H A Dgoldfish_tty.h31 bool int_enabled; member
H A Dpl011.h41 uint32_t int_enabled; member