Home
last modified time | relevance | path

Searched refs:interrupt_bas (Results 1 – 2 of 2) sorted by relevance

/qemu/hw/net/can/
H A Dcan_sja1000.c77 s->interrupt_bas = 0x00; in can_sja_hardware_reset()
415 if ((s->control >> 1) & s->interrupt_bas) { in can_sja_update_bas_irq()
604 s->interrupt_bas |= 0x02; in can_sja_mem_write()
627 s->interrupt_bas &= ~(1 << 0); in can_sja_mem_write()
633 s->interrupt_bas &= ~(1 << 3); in can_sja_mem_write()
729 temp = s->interrupt_bas; in can_sja_mem_read()
730 s->interrupt_bas = 0; in can_sja_mem_read()
732 s->interrupt_bas |= (1 << 0); /* Receive interrupt. */ in can_sja_mem_read()
864 s->interrupt_bas |= (1 << 3); in can_sja_receive()
885 s->interrupt_bas |= (1 << 0); in can_sja_receive()
[all …]
H A Dcan_sja1000.h63 uint8_t interrupt_bas; /* 3 .. Interrupt register */ member