/qemu/hw/misc/ |
H A D | imx7_ccm.c | 93 const uint32_t *mmio = opaque; in imx7_set_clr_tog_read() local 95 return mmio[CCM_INDEX(offset)]; in imx7_set_clr_tog_read() 103 uint32_t *mmio = opaque; in imx7_set_clr_tog_write() local 107 mmio[index] = value; in imx7_set_clr_tog_write() 110 mmio[index] |= value; in imx7_set_clr_tog_write() 113 mmio[index] &= ~value; in imx7_set_clr_tog_write() 116 mmio[index] ^= value; in imx7_set_clr_tog_write() 179 memory_region_init_io(&s->mmio.analog, in imx7_analog_init() 189 memory_region_init_io(&s->mmio.pmu, in imx7_analog_init() 199 memory_region_init_io(&s->mmio.digprog, in imx7_analog_init() [all …]
|
H A D | auxbus.c | 90 memory_region_add_subregion(bus->aux_io, addr, aux_dev->mmio); in aux_map_slave() 304 object_property_get_uint(OBJECT(s->mmio), "addr", NULL), in aux_slave_dev_print() 305 memory_region_size(s->mmio)); in aux_slave_dev_print() 308 void aux_init_mmio(AUXSlave *aux_slave, MemoryRegion *mmio) in aux_init_mmio() argument 310 assert(!aux_slave->mmio); in aux_init_mmio() 311 aux_slave->mmio = mmio; in aux_init_mmio()
|
H A D | sifive_test.c | 75 memory_region_init_io(&s->mmio, obj, &sifive_test_ops, s, in sifive_test_init() 77 sysbus_init_mmio(SYS_BUS_DEVICE(obj), &s->mmio); in sifive_test_init()
|
H A D | imx7_gpr.c | 100 memory_region_init_io(&s->mmio, obj, &imx7_gpr_ops, s, in imx7_gpr_init() 102 sysbus_init_mmio(sd, &s->mmio); in imx7_gpr_init()
|
/qemu/hw/core/ |
H A D | sysbus.c | 135 if (dev->mmio[n].addr == addr) { in sysbus_mmio_map_common() 139 if (dev->mmio[n].addr != (hwaddr)-1) { in sysbus_mmio_map_common() 143 dev->mmio[n].addr = addr; in sysbus_mmio_map_common() 153 dev->mmio[n].memory); in sysbus_mmio_map_common() 161 if (dev->mmio[n].addr != (hwaddr)-1) { in sysbus_mmio_unmap() 163 dev->mmio[n].addr = (hwaddr)-1; in sysbus_mmio_unmap() 196 dev->mmio[n].addr = -1; in sysbus_init_mmio() 197 dev->mmio[n].memory = memory; in sysbus_init_mmio() 203 return dev->mmio[n].memory; in sysbus_mmio_get_region() 271 size = memory_region_size(s->mmio[i].memory); in sysbus_dev_print() [all …]
|
H A D | platform-bus.c | 57 MemoryRegion *pbus_mr = &pbus->mmio; in platform_bus_get_mmio_addr() 148 if (!memory_region_find(&pbus->mmio, off, size).mr) { in platform_bus_map_mmio() 161 memory_region_add_subregion(&pbus->mmio, off, sbdev_mr); in platform_bus_map_mmio() 190 memory_region_init(&pbus->mmio, OBJECT(dev), "platform bus", in platform_bus_realize() 192 sysbus_init_mmio(d, &pbus->mmio); in platform_bus_realize()
|
/qemu/hw/display/ |
H A D | vga-pci.c | 52 MemoryRegion mmio; member 257 memory_region_init_io(&d->mmio, OBJECT(dev), &unassigned_io_ops, NULL, in pci_std_vga_realize() 267 pci_std_vga_mmio_region_init(s, OBJECT(dev), &d->mmio, d->mrs, in pci_std_vga_realize() 270 pci_register_bar(&d->dev, 2, PCI_BASE_ADDRESS_SPACE_MEMORY, &d->mmio); in pci_std_vga_realize() 288 memory_region_init_io(&d->mmio, OBJECT(dev), &unassigned_io_ops, NULL, in pci_secondary_vga_realize() 298 pci_std_vga_mmio_region_init(s, OBJECT(dev), &d->mmio, d->mrs, qext, edid); in pci_secondary_vga_realize() 301 pci_register_bar(&d->dev, 2, PCI_BASE_ADDRESS_SPACE_MEMORY, &d->mmio); in pci_secondary_vga_realize() 310 memory_region_del_subregion(&d->mmio, &d->mrs[0]); in pci_secondary_vga_exit() 311 memory_region_del_subregion(&d->mmio, &d->mrs[1]); in pci_secondary_vga_exit() 313 memory_region_del_subregion(&d->mmio, &d->mrs[2]); in pci_secondary_vga_exit() [all …]
|
H A D | bochs-display.c | 40 MemoryRegion mmio; member 289 memory_region_init_io(&s->mmio, obj, &unassigned_io_ops, NULL, in bochs_display_realize() 291 memory_region_add_subregion(&s->mmio, PCI_VGA_BOCHS_OFFSET, &s->vbe); in bochs_display_realize() 292 memory_region_add_subregion(&s->mmio, PCI_VGA_QEXT_OFFSET, &s->qext); in bochs_display_realize() 296 pci_register_bar(&s->pci, 2, PCI_BASE_ADDRESS_SPACE_MEMORY, &s->mmio); in bochs_display_realize() 301 memory_region_add_subregion(&s->mmio, 0, &s->edid); in bochs_display_realize()
|
/qemu/hw/ide/ |
H A D | sii3112.c | 34 MemoryRegion mmio; member 262 memory_region_init_io(&d->mmio, OBJECT(d), &sii3112_reg_ops, d, in sii3112_pci_realize() 264 pci_register_bar(dev, 5, PCI_BASE_ADDRESS_SPACE_MEMORY, &d->mmio); in sii3112_pci_realize() 268 memory_region_init_alias(mr, OBJECT(d), "sii3112.bar0", &d->mmio, 0x80, 8); in sii3112_pci_realize() 271 memory_region_init_alias(mr, OBJECT(d), "sii3112.bar1", &d->mmio, 0x88, 4); in sii3112_pci_realize() 274 memory_region_init_alias(mr, OBJECT(d), "sii3112.bar2", &d->mmio, 0xc0, 8); in sii3112_pci_realize() 277 memory_region_init_alias(mr, OBJECT(d), "sii3112.bar3", &d->mmio, 0xc8, 4); in sii3112_pci_realize() 280 memory_region_init_alias(mr, OBJECT(d), "sii3112.bar4", &d->mmio, 0, 16); in sii3112_pci_realize()
|
/qemu/hw/pci/ |
H A D | pcie_host.c | 81 memory_region_init_io(&e->mmio, OBJECT(e), &pcie_mmcfg_ops, e, "pcie-mmcfg-mmio", in pcie_host_init() 88 memory_region_del_subregion(get_system_memory(), &e->mmio); in pcie_host_mmcfg_unmap() 99 memory_region_set_size(&e->mmio, e->size); in pcie_host_mmcfg_init() 107 memory_region_add_subregion(get_system_memory(), e->base_addr, &e->mmio); in pcie_host_mmcfg_map()
|
/qemu/hw/pci-host/ |
H A D | xilinx-pcie.c | 124 memory_region_init(&s->mmio, OBJECT(s), "mmio", UINT64_MAX); in xilinx_pcie_host_realize() 125 memory_region_set_enabled(&s->mmio, false); in xilinx_pcie_host_realize() 133 sysbus_init_mmio(sbd, &pex->mmio); in xilinx_pcie_host_realize() 134 sysbus_init_mmio(sbd, &s->mmio); in xilinx_pcie_host_realize() 137 pci_swizzle_map_irq_fn, s, &s->mmio, in xilinx_pcie_host_realize() 251 memory_region_set_enabled(&s->mmio, val & ROOTCFG_RPSCR_BRIDGEEN); in xilinx_pcie_root_config_write()
|
/qemu/hw/mem/ |
H A D | sparse-mem.c | 28 MemoryRegion mmio; member 118 return &SPARSE_MEM(dev)->mmio; in sparse_mem_init() 136 memory_region_init_io(&s->mmio, OBJECT(s), &sparse_mem_ops, s, in sparse_mem_realize() 138 sysbus_init_mmio(sbd, &s->mmio); in sparse_mem_realize()
|
H A D | npcm7xx_mc.c | 63 memory_region_init_io(&s->mmio, OBJECT(s), &npcm7xx_mc_ops, s, "regs", in npcm7xx_mc_realize() 65 sysbus_init_mmio(SYS_BUS_DEVICE(s), &s->mmio); in npcm7xx_mc_realize()
|
/qemu/hw/usb/ |
H A D | hcd-dwc2.c | 705 uint32_t *mmio; in dwc2_glbreg_write() local 716 old = *mmio; in dwc2_glbreg_write() 792 *mmio = val; in dwc2_glbreg_write() 832 old = *mmio; in dwc2_fszreg_write() 835 *mmio = val; in dwc2_fszreg_write() 890 old = *mmio; in dwc2_hreg0_write() 952 *mmio = val; in dwc2_hreg0_write() 1004 old = *mmio; in dwc2_hreg1_write() 1042 *mmio = val; in dwc2_hreg1_write() 1096 old = *mmio; in dwc2_pcgreg_write() [all …]
|
/qemu/hw/i386/xen/ |
H A D | xen_pvdevice.c | 53 MemoryRegion mmio; member 111 memory_region_init_io(&d->mmio, NULL, &xen_pv_mmio_ops, d, in xen_pv_realize() 115 &d->mmio); in xen_pv_realize()
|
/qemu/include/hw/adc/ |
H A D | aspeed_adc.h | 33 MemoryRegion mmio; member 44 MemoryRegion mmio; member
|
/qemu/hw/intc/ |
H A D | etraxfs_pic.c | 49 MemoryRegion mmio; member 155 memory_region_init_io(&s->mmio, obj, &pic_ops, s, in etraxfs_pic_init() 157 sysbus_init_mmio(sbd, &s->mmio); in etraxfs_pic_init()
|
H A D | xilinx_intc.c | 52 MemoryRegion mmio; member 174 memory_region_init_io(&p->mmio, obj, &pic_ops, p, "xlnx.xps-intc", in xilinx_intc_init() 176 sysbus_init_mmio(SYS_BUS_DEVICE(obj), &p->mmio); in xilinx_intc_init()
|
H A D | loongson_liointc.c | 49 MemoryRegion mmio; member 232 memory_region_init_io(&p->mmio, obj, &pic_ops, p, in loongson_liointc_init() 234 sysbus_init_mmio(SYS_BUS_DEVICE(obj), &p->mmio); in loongson_liointc_init()
|
/qemu/hw/ppc/ |
H A D | pnv_bmc.c | 162 result = memory_region_dispatch_write(&pnor->mmio, offset + i * 4, in hiomap_erase() 216 memory_region_set_readonly(&pnor->mmio, readonly); in hiomap_cmd() 217 memory_region_set_enabled(&pnor->mmio, true); in hiomap_cmd() 228 memory_region_set_enabled(&pnor->mmio, false); in hiomap_cmd()
|
/qemu/hw/adc/ |
H A D | aspeed_adc.c | 273 memory_region_init_io(&s->mmio, OBJECT(s), &aspeed_adc_engine_ops, s, name, in aspeed_adc_engine_realize() 276 sysbus_init_mmio(sbd, &s->mmio); in aspeed_adc_engine_realize() 354 memory_region_init(&s->mmio, OBJECT(s), TYPE_ASPEED_ADC, in aspeed_adc_realize() 357 sysbus_init_mmio(sbd, &s->mmio); in aspeed_adc_realize() 367 memory_region_add_subregion(&s->mmio, in aspeed_adc_realize() 369 &s->engines[i].mmio); in aspeed_adc_realize()
|
/qemu/include/hw/intc/ |
H A D | riscv_aclint.h | 39 MemoryRegion mmio; member 64 MemoryRegion mmio; member
|
/qemu/include/hw/misc/ |
H A D | auxbus.h | 84 MemoryRegion *mmio; member 133 void aux_init_mmio(AUXSlave *aux_slave, MemoryRegion *mmio);
|
/qemu/hw/i386/ |
H A D | microvm-dt.c | 63 static void dt_add_virtio(MicrovmMachineState *mms, VirtIOMMIOProxy *mmio) in dt_add_virtio() argument 65 SysBusDevice *dev = SYS_BUS_DEVICE(mmio); in dt_add_virtio() 66 VirtioBusState *mmio_virtio_bus = &mmio->bus; in dt_add_virtio() 74 hwaddr base = dev->mmio[0].addr; in dt_add_virtio() 153 hwaddr base = dev->mmio[0].addr; in dt_add_ioapic()
|
/qemu/hw/char/ |
H A D | xilinx_uartlite.c | 60 MemoryRegion mmio; member 228 memory_region_init_io(&s->mmio, obj, &uart_ops, s, in xilinx_uartlite_init() 230 sysbus_init_mmio(SYS_BUS_DEVICE(obj), &s->mmio); in xilinx_uartlite_init()
|