Searched refs:mpy (Results 1 – 7 of 7) sorted by relevance
/qemu/target/hexagon/imported/ |
H A D | mpy.idef | 36 STD_SP_MODES(mpy_acc, "Rx32+=mpy", ,RxV,RxV+ ,fMPY16SS, ,fPASS,fPASS) 37 STD_SP_MODES(mpy_nac, "Rx32-=mpy", ,RxV,RxV- ,fMPY16SS, ,fPASS,fPASS) 40 STD_SP_MODES(mpy, "Rd32=mpy", ,RdV, ,fMPY16SS, ,fPASS,fPASS) 71 /* mpy 16x#s8->32 */ 332 "vector dual mpy bytes", 361 "vector dual mpy bytes", 390 "vector mpy bytes", 399 "vector mpy bytes", 429 "vector quad mpy bytes", 871 /* Complex mpy/mac with 2x32 bit accum, sat, shift */ [all …]
|
H A D | allidefs.def | 25 #include "mpy.idef"
|
H A D | alu.idef | 78 /* These insns and the SP mpy are the ones */
|
/qemu/target/hexagon/idef-parser/ |
H A D | parser-helpers.c | 1870 HexValue gen_rvalue_mpy(Context *c, YYLTYPE *locp, HexMpy *mpy, in gen_rvalue_mpy() argument 1876 assert_signedness(c, locp, mpy->first_signedness); in gen_rvalue_mpy() 1877 assert_signedness(c, locp, mpy->second_signedness); in gen_rvalue_mpy() 1879 *op1 = gen_cast_op(c, locp, op1, mpy->first_bit_width * 2, in gen_rvalue_mpy() 1880 mpy->first_signedness); in gen_rvalue_mpy() 1882 if (mpy->first_bit_width == 32) { in gen_rvalue_mpy() 1883 *op2 = gen_cast_op(c, locp, op2, 64, mpy->second_signedness); in gen_rvalue_mpy() 1885 *op2 = gen_cast_op(c, locp, op2, mpy->second_bit_width * 2, in gen_rvalue_mpy() 1886 mpy->second_signedness); in gen_rvalue_mpy() 1890 if (mpy->first_bit_width == 16 && mpy->second_bit_width == 16) { in gen_rvalue_mpy() [all …]
|
H A D | idef-parser.y | 42 HexMpy mpy; member 62 %token <mpy> MPY
|
H A D | parser-helpers.h | 318 HexValue gen_rvalue_mpy(Context *c, YYLTYPE *locp, HexMpy *mpy, HexValue *op1,
|
/qemu/target/xtensa/core-dsp3400/ |
H A D | xtensa-modules.c.inc | 76928 { "mpy", ICLASS_iclass_MPY,
|