Searched refs:nest_regs (Results 1 – 6 of 6) sorted by relevance
/qemu/hw/pci-host/ |
H A D | pnv_phb3_pbcq.c | 33 return pbcq->nest_regs[offset]; in pnv_pbcq_nest_xscom_read() 60 uint64_t bar_en = pbcq->nest_regs[PBCQ_NEST_BAR_EN]; in pnv_pbcq_update_map() 91 bar = pbcq->nest_regs[PBCQ_NEST_MMIO_BAR0] >> 14; in pnv_pbcq_update_map() 92 mask = pbcq->nest_regs[PBCQ_NEST_MMIO_MASK0]; in pnv_pbcq_update_map() 102 mask = pbcq->nest_regs[PBCQ_NEST_MMIO_MASK1]; in pnv_pbcq_update_map() 111 bar = pbcq->nest_regs[PBCQ_NEST_PHB_BAR] >> 14; in pnv_pbcq_update_map() 132 if (pbcq->nest_regs[PBCQ_NEST_BAR_EN] & in pnv_pbcq_nest_xscom_write() 156 pbcq->nest_regs[reg] = val & PBCQ_NEST_LSI_SRC; in pnv_pbcq_nest_xscom_write() 250 pbcq->nest_regs[PBCQ_NEST_MMIO_BAR0] = mm0 << 14; in pnv_pbcq_default_bars() 251 pbcq->nest_regs[PBCQ_NEST_MMIO_BAR1] = mm1 << 14; in pnv_pbcq_default_bars() [all …]
|
H A D | pnv_phb4_pec.c | 38 return pec->nest_regs[reg]; in pnv_pec_nest_xscom_read() 49 pec->nest_regs[reg] = val & PPC_BITMASK(0, 25); in pnv_pec_nest_xscom_write() 52 pec->nest_regs[reg] = val & PPC_BITMASK(0, 11); in pnv_pec_nest_xscom_write() 55 pec->nest_regs[reg] = val & PPC_BITMASK(0, 16); in pnv_pec_nest_xscom_write() 58 pec->nest_regs[reg] = val & PPC_BITMASK(0, 37); in pnv_pec_nest_xscom_write() 61 pec->nest_regs[reg] = val & PPC_BITMASK(0, 6); in pnv_pec_nest_xscom_write() 64 pec->nest_regs[reg] = val & PPC_BITMASK(0, 15); in pnv_pec_nest_xscom_write() 67 pec->nest_regs[reg] = val & PPC_BITMASK(0, 48); in pnv_pec_nest_xscom_write() 71 pec->nest_regs[reg] = val & PPC_BITMASK(0, 24); in pnv_pec_nest_xscom_write() 74 pec->nest_regs[reg] = val & PPC_BITMASK(0, 41); in pnv_pec_nest_xscom_write() [all …]
|
H A D | pnv_phb4.c | 859 return phb->nest_regs[reg]; in pnv_pec_stk_nest_xscom_read() 1023 phb->nest_regs[reg] = val & PPC_BITMASK(0, 27); in pnv_pec_stk_nest_xscom_write() 1026 phb->nest_regs[reg] = 0; in pnv_pec_stk_nest_xscom_write() 1034 phb->nest_regs[reg] = val & PPC_BITMASK(0, 7); in pnv_pec_stk_nest_xscom_write() 1040 if (phb->nest_regs[PEC_NEST_STK_BAR_EN] & in pnv_pec_stk_nest_xscom_write() 1045 phb->nest_regs[reg] = val & PPC_BITMASK(0, 39); in pnv_pec_stk_nest_xscom_write() 1051 phb->nest_regs[reg] = val & PPC_BITMASK(0, 41); in pnv_pec_stk_nest_xscom_write() 1057 phb->nest_regs[reg] = val & PPC_BITMASK(0, 27); in pnv_pec_stk_nest_xscom_write() 1060 phb->nest_regs[reg] = val & PPC_BITMASK(0, 3); in pnv_pec_stk_nest_xscom_write() 1068 phb->nest_regs[reg] = val & PPC_BITMASK(3, 5); in pnv_pec_stk_nest_xscom_write() [all …]
|
H A D | pnv_phb3.c | 361 baren = pbcq->nest_regs[PBCQ_NEST_BAR_EN]; in pnv_phb3_remap_irqs() 373 pbcq->nest_regs[PBCQ_NEST_LSI_SRC_ID]) << 3; in pnv_phb3_remap_irqs() 385 pbcq->nest_regs[PBCQ_NEST_IRSN_COMPARE]); in pnv_phb3_remap_irqs() 387 pbcq->nest_regs[PBCQ_NEST_IRSN_MASK]); in pnv_phb3_remap_irqs()
|
/qemu/include/hw/pci-host/ |
H A D | pnv_phb4.h | 121 uint64_t nest_regs[PHB4_PEC_NEST_STK_REGS_COUNT]; member 179 uint64_t nest_regs[PHB4_PEC_NEST_REGS_COUNT]; member
|
H A D | pnv_phb3.h | 86 uint64_t nest_regs[PBCQ_NEST_REGS_COUNT]; member
|