Home
last modified time | relevance | path

Searched refs:sext (Results 1 – 17 of 17) sorted by relevance

/qemu/tests/tcg/xtensa/
H A Dtest_sext.S3 test_suite sext
7 test sext
10 sext a4, a2, 7
15 sext a4, a2, 7
20 sext a4, a2, 8
25 sext a4, a2, 8
30 sext a4, a2, 15
35 sext a4, a2, 15
40 sext a4, a2, 16
45 sext a4, a2, 16
[all …]
H A Dtest_mac16.S16 sext a5, a5, 7
/qemu/target/i386/
H A Dhelper.c260 int32_t sext; in x86_cpu_get_phys_page_attrs_debug() local
263 sext = la57 ? (int64_t)addr >> 56 : (int64_t)addr >> 47; in x86_cpu_get_phys_page_attrs_debug()
264 if (sext != 0 && sext != -1) { in x86_cpu_get_phys_page_attrs_debug()
/qemu/target/riscv/insn_trans/
H A Dtrans_xthead.c.inc511 /* th.mulah: "rd = sext.w(rd + sext.w(rs1[15:0]) * sext.w(rs2[15:0]))" */
519 /* th.mulaw: "rd = sext.w(rd + rs1 * rs2)" */
535 /* th.mulsh: "rd = sext.w(rd - sext.w(rs1[15:0]) * sext.w(rs2[15:0]))" */
543 /* th.mulsw: "rd = sext.w(rd - rs1 * rs2)" */
/qemu/target/i386/tcg/sysemu/
H A Dexcp_helper.c574 int64_t sext = (int64_t)addr >> shift; in get_physical_address() local
575 if (sext != 0 && sext != -1) { in get_physical_address()
/qemu/target/cris/
H A Dtranslate_v10.c.inc365 static inline void dec10_reg_prep_sext(DisasContext *dc, int size, int sext,
368 if (sext) {
377 static void dec10_reg_alu(DisasContext *dc, int op, int size, int sext)
383 dec10_reg_prep_sext(dc, size, sext,
403 static void dec10_reg_mul(DisasContext *dc, int size, int sext)
405 int op = sext ? CC_OP_MULS : CC_OP_MULU;
410 dec10_reg_prep_sext(dc, size, sext,
/qemu/target/i386/tcg/
H A Dseg_helper.c836 int32_t sext; in get_rsp_from_tss() local
855 sext = (int64_t)rsp >> (pg_mode & PG_MODE_LA57 ? 56 : 47); in get_rsp_from_tss()
856 if (sext != 0 && sext != -1) { in get_rsp_from_tss()
/qemu/target/arm/
H A Dptw.c1474 bool sext = extract32(tcr, 4, 1); in aa32_va_parameters() local
1481 if (sign != sext) { in aa32_va_parameters()
/qemu/target/xtensa/core-dc232b/
H A Dxtensa-modules.c.inc12038 { "sext", 305 /* xt_iclass_sx */,
12789 return 428; /* sext */
/qemu/tcg/loongarch64/
H A Dtcg-insn-defs.c.inc1333 /* Emits the `sext.h d, j` instruction. */
1340 /* Emits the `sext.b d, j` instruction. */
/qemu/target/xtensa/core-sample_controller/
H A Dxtensa-modules.c.inc9498 { "sext", ICLASS_xt_iclass_sx,
/qemu/target/xtensa/core-dc233c/
H A Dxtensa-modules.c.inc12686 { "sext", ICLASS_xt_iclass_sx,
/qemu/target/xtensa/core-de212/
H A Dxtensa-modules.c.inc12010 { "sext", ICLASS_xt_iclass_sx,
/qemu/target/xtensa/core-de233_fpu/
H A Dxtensa-modules.c.inc17377 { "sext", ICLASS_xt_iclass_sx,
/qemu/target/xtensa/core-test_mmuhifi_c3/
H A Dxtensa-modules.c.inc27614 { "sext", ICLASS_xt_iclass_sx,
/qemu/target/xtensa/core-test_kc705_be/
H A Dxtensa-modules.c.inc34271 { "sext", ICLASS_xt_iclass_sx,
/qemu/target/xtensa/core-dsp3400/
H A Dxtensa-modules.c.inc76283 { "sext", ICLASS_xt_iclass_sx,