Home
last modified time | relevance | path

Searched refs:sm (Results 1 – 7 of 7) sorted by relevance

/qemu/tests/avocado/acpi-bits/bits-tests/
H A Dsmbios.py267 return sm
120 def __new__(cls, u, sm):
126 def __init__(self, u, sm):
2308 sm = SMBIOS()
2332 sm = SMBIOS()
2333 if sm:
2360 sm = SMBIOS()
2361 if sm:
2362 s = str(sm)
2373 sm = SMBIOS()
[all …]
/qemu/hw/intc/
H A Driscv_aplic.c178 sm = sourcecfg & APLIC_SOURCECFG_SM_MASK; in riscv_aplic_read_input_word()
179 if (sm == APLIC_SOURCECFG_SM_INACTIVE) { in riscv_aplic_read_input_word()
222 uint32_t sourcecfg, sm; in riscv_aplic_set_pending() local
233 sm = sourcecfg & APLIC_SOURCECFG_SM_MASK; in riscv_aplic_set_pending()
234 if (sm == APLIC_SOURCECFG_SM_INACTIVE) { in riscv_aplic_set_pending()
238 if ((sm == APLIC_SOURCECFG_SM_LEVEL_HIGH) || in riscv_aplic_set_pending()
239 (sm == APLIC_SOURCECFG_SM_LEVEL_LOW)) { in riscv_aplic_set_pending()
304 uint32_t sourcecfg, sm; in riscv_aplic_set_enabled() local
315 sm = sourcecfg & APLIC_SOURCECFG_SM_MASK; in riscv_aplic_set_enabled()
316 if (sm == APLIC_SOURCECFG_SM_INACTIVE) { in riscv_aplic_set_enabled()
[all …]
/qemu/linux-user/aarch64/
H A Dsignal.c304 bool sm; in target_restore_sve_record() local
309 sm = flags & TARGET_SVE_SIG_FLAG_SM; in target_restore_sve_record()
312 if (sm in target_restore_sve_record()
322 vq = sve_vqm1_for_el_sm(env, 0, sm) + 1; in target_restore_sve_record()
339 *svcr = FIELD_DP64(*svcr, SVCR, SM, sm); in target_restore_sve_record()
/qemu/include/hw/ppc/
H A Dspapr.h643 typedef target_ulong (*spapr_hcall_fn)(PowerPCCPU *cpu, SpaprMachineState *sm,
820 typedef void (*spapr_rtas_fn)(PowerPCCPU *cpu, SpaprMachineState *sm,
825 target_ulong spapr_rtas_call(PowerPCCPU *cpu, SpaprMachineState *sm,
898 void spapr_events_init(SpaprMachineState *sm);
899 void spapr_dt_events(SpaprMachineState *sm, void *fdt);
/qemu/target/arm/tcg/
H A Dhflags.c243 bool sm = FIELD_EX64(env->svcr, SVCR, SM); in rebuild_hflags_a64() local
250 if (sm) { in rebuild_hflags_a64()
255 if (sm) { in rebuild_hflags_a64()
/qemu/target/arm/
H A Dhelper.c7220 uint32_t sve_vqm1_for_el_sm(CPUARMState *env, int el, bool sm) in sve_vqm1_for_el_sm() argument
7227 if (sm) { in sve_vqm1_for_el_sm()
7248 assert(sm); in sve_vqm1_for_el_sm()
12759 static uint32_t sve_vqm1_for_el_sm_ena(CPUARMState *env, int el, bool sm) in sve_vqm1_for_el_sm_ena() argument
12763 if (sm) { in sve_vqm1_for_el_sm_ena()
12771 return sve_vqm1_for_el_sm(env, el, sm); in sve_vqm1_for_el_sm_ena()
12782 bool old_a64, new_a64, sm; in aarch64_sve_change_el() local
12802 sm = FIELD_EX64(env->svcr, SVCR, SM); in aarch64_sve_change_el()
12803 if (old_a64 != new_a64 && sm) { in aarch64_sve_change_el()
12822 old_len = sve_vqm1_for_el_sm_ena(env, old_el, sm); in aarch64_sve_change_el()
[all …]
H A Dcpu.h1252 uint32_t sve_vqm1_for_el_sm(CPUARMState *env, int el, bool sm);