Home
last modified time | relevance | path

Searched refs:sr_index (Results 1 – 3 of 3) sorted by relevance

/qemu/hw/display/
H A Dcirrus_vga.c1257 switch (s->vga.sr_index) { in cirrus_vga_read_sr()
1263 return s->vga.sr[s->vga.sr_index]; in cirrus_vga_read_sr()
1265 return s->vga.sr[s->vga.sr_index]; in cirrus_vga_read_sr()
1321 switch (s->vga.sr_index) { in cirrus_vga_write_sr()
1327 s->vga.sr[s->vga.sr_index] = val & sr_mask[s->vga.sr_index]; in cirrus_vga_write_sr()
1328 if (s->vga.sr_index == 1) in cirrus_vga_write_sr()
1384 s->vga.sr[s->vga.sr_index] = val; in cirrus_vga_write_sr()
1387 s->vga.sr_index, val); in cirrus_vga_write_sr()
1399 s->vga.sr[s->vga.sr_index] = (s->vga.sr[s->vga.sr_index] & 0x38) in cirrus_vga_write_sr()
2531 val = s->sr_index; in cirrus_vga_ioport_read()
[all …]
H A Dvga.c356 val = s->sr_index; in vga_ioport_read()
359 val = s->sr[s->sr_index]; in vga_ioport_read()
361 printf("vga: read SR%x = 0x%02x\n", s->sr_index, val); in vga_ioport_read()
466 s->sr_index = val & 7; in vga_ioport_write()
470 printf("vga: write SR%x = 0x%02x\n", s->sr_index, val); in vga_ioport_write()
472 s->sr[s->sr_index] = val & sr_mask[s->sr_index]; in vga_ioport_write()
473 if (s->sr_index == VGA_SEQ_CLOCK_MODE) { in vga_ioport_write()
1826 s->sr_index = 0; in vga_common_reset()
2134 VMSTATE_UINT8(sr_index, VGACommonState),
H A Dvga_int.h79 uint8_t sr_index; member