| /qemu/util/ |
| H A D | iova-tree.c | 31 const DMAMap *this; member
54 args->prev = args->this; in iova_tree_alloc_args_iterate()
55 args->this = next; in iova_tree_alloc_args_iterate()
197 const DMAMap *prev = args->prev, *this = args->this; in iova_tree_alloc_map_in_hole() local
200 if (this && this->iova + this->size < args->iova_begin) { in iova_tree_alloc_map_in_hole()
205 hole_last = this ? this->iova : HWADDR_MAX; in iova_tree_alloc_map_in_hole()
|
| /qemu/docs/ |
| H A D | igd-assign.txt | 8 In this mode the IGD device is added as a *secondary* (ie. non-primary)
12 drivers only support this mode for Broadwell and newer IGD, according to
13 Intel. Additionally, this mode by default, and as officially supported
15 this mode either to provide hardware acceleration to the emulated graphics
16 or to use this mode in combination with guest-based remote access software,
23 In this mode the IGD device is intended to be the primary and exclusive
25 of remote graphics to the VM in this mode. A connected physical monitor
46 such driver binding unless the host driver is known to work well for this.
47 There are numerous ways to do this, i915 can be blacklisted on the host,
118 alignment equal to this size. Additionally the base address of this
[all …]
|
| H A D | qcow2-cache.txt | 89 (16), this becomes:
132 of this max. value.
151 (this can change if you are using internal snapshots, so you may want
194 - Only the L2 cache can be configured this way. The refcount cache
199 configure the cache sizes" sections in this document) then none of
200 this is necessary and you can omit the "l2-cache-entry-size"
201 parameter altogether. In this case QEMU makes the entry size
212 interval are removed from memory. Setting this parameter to 0 disables this
219 If unset, the default value for this parameter is 600 on platforms which
220 support this functionality, and is 0 (disabled) on other platforms.
[all …]
|
| H A D | pcie_pci_bridge.txt | 9 Previously Intel DMI-to-PCI bridge was used for this purpose.
32 To solve this problem we reserve additional buses on a firmware level.
59 If any reservation field is -1 then this kind of reservation is not
62 At the moment this capability is used only in QEMU generic PCIe root port
88 2 QEMU generic root ports without this capability;
104 1) Build shpchp module with this patch http://www.spinics.net/lists/linux-pci/msg63052.html
106 3) Set 'msi' property to off - this forces the bridge to use legacy INTx,
|
| /qemu/linux-headers/LICENSES/preferred/ |
| H A D | GPL-2.0 | 7 To use this license in source code, put one of the following SPDX
26 of this license document, but changing it is not allowed.
63 that everyone understands that there is no warranty for this free
92 covered by this License; they are outside its scope. The act of
120 parties under the terms of this License.
151 the scope of this License.
192 except as expressly provided under this License. Any attempt
214 this License.
246 be a consequence of the rest of this License.
254 the limitation as if written in the body of this License.
[all …]
|
| /qemu/ |
| H A D | COPYING | 7 of this license document, but changing it is not allowed.
44 that everyone understands that there is no warranty for this free
73 covered by this License; they are outside its scope. The act of
101 parties under the terms of this License.
132 the scope of this License.
173 except as expressly provided under this License. Any attempt
195 this License.
201 excuse you from the conditions of this License. If you cannot
227 be a consequence of the rest of this License.
235 the limitation as if written in the body of this License.
[all …]
|
| H A D | qemu.sasl | 12 # QEMU VNC. Per RFC 6331 this is vulnerable to many serious security
34 # mechanism this can be commented out.
37 # If using scram-sha-256 for username/passwds, then this is the file
40 # Note that this file stores passwords in clear text.
|
| /qemu/docs/devel/ |
| H A D | ci-jobs.rst.inc | 80 may choose to override this if they are modifying rules in
119 currently suitable to be run by default. Ideally this should
146 Set this variable to 1 to create the pipelines, but leave all
149 Set this variable to 2 to create the pipelines and run all
157 reach the timeout limit). Set this variable to have the tests using the
169 runner, you can set this variable to enable the tests that require this
175 aarch32 EL0 code to be used as a gitlab-CI runner, you can set this
176 variable to enable the tests that require this kind of host. The
182 runner, you can set this variable to enable the tests that require this
187 The jobs are configured to use "ccache" by default since this typically
|
| H A D | acpi-bits.rst | 38 running this avocado QEMU tests using bits. The author of this document
40 information, please see author's `FOSDEM talk on this bios-bits based test
48 test that drives all this.
73 modify this script unless they wanted to enhance or change the log parsing
88 The above will run all acpi avocado tests including this one.
129 do this, please clone the bits source from
131 Note that this is the "qemu-bits" branch and not the "bits" branch of the
133 specific enhancements and we must use the source from this branch only.
135 or disabling them) from python directory into this directory. For
137 file into this directory and rename it with .py2 extension:
[all …]
|
| H A D | block-coroutine-wrapper.rst | 8 non-coroutine context; for this we need to start a coroutine, run the
25 called ``bdrv_foo(<same args>)``. In this case the script can help. To
30 like this:
36 2. You need to feed this declaration to block-coroutine-wrapper script.
37 For this, add the .h (or .c) file with the declaration to the
|
| H A D | s390-dasd-ipl.rst | 11 at cylinder 0 track 0 record 1. Note that the chain flag is on in this ccw
33 loads the operating system from disk. At the end of this step all or some of
35 control over to the guest operating system. At this point the guest
54 In a non-virtualized environment this process, handled entirely by the hardware,
57 memory location 0x0 that reads IPL1. It then executes this ccw thereby kicking
62 program to be executed automatically. After this sequence completes the "Load"
65 How this all pertains to QEMU (and the kernel)
76 is missing one key feature that is required for this process to work:
86 requires this bit to be on for all channel programs. This is a problem because
95 it from the disk. So we need to be able to handle this case.
[all …]
|
| H A D | tcg.rst | 40 In its simplest, less optimized form, this is done by exiting from the
44 in memory. Then QEMU proceeds to execute this next TB, starting at the
47 Exiting from the TB this way will cause the ``cpu_exec_interrupt()``
49 It is mandatory to exit this way after any CPU state changes that may
65 opcode, which branches to the returned address. In this way, we either
79 correctly locate and execute the next TB. For most guests, this is
89 associated with the specified jump slot. Initially, this is the address
95 The first time this whole sequence is executed, step 1 simply jumps
98 optimized form described earlier in this section.
107 The next time this previous TB is executed and we get to that same
[all …]
|
| H A D | tcg-icount.rst | 31 execution started. Depending on the icount mode this may either be a
38 until the next timer will expire. We store this budget as part of a
45 number of instructions the translation block would execute. If this
59 To deal with this case, when an I/O access is made we:
76 When the translator is handling an instruction of this kind:
88 * it must end the TB immediately after this instruction
|
| /qemu/docs/devel/migration/ |
| H A D | compatibility.rst | 23 Related to this are the "latest" machine types defined on each of
56 QEMU version, in this case pc-5.1.
266 Doing this would be the equivalent of doing with cpus:
306 used in this example because it makes the example simpler.
348 pointed to this commit.
350 In qemu-8.0 we got this commit::
379 The following commit shows how this got fixed::
480 change in qemu-8.0.1 release was to fix this issue:
496 Yeap. If we know that we are going to do this migration:
508 this example:
[all …]
|
| /qemu/tests/qemu-iotests/ |
| H A D | 212.out | 53 …rguments": {"job-id": "job0", "options": {"driver": "parallels", "file": "this doesn't exist", "si…
55 Job failed: Cannot find device='this doesn't exist' nor node-name='this doesn't exist'
91 Job failed: Image size is too large for this cluster size
97 Job failed: Image size is too large for this cluster size
103 Job failed: Image size is too large for this cluster size
109 Job failed: Image size is too large for this cluster size
147 Job failed: Image size is too large for this cluster size
153 Job failed: Image size is too large for this cluster size
|
| /qemu/pc-bios/ |
| H A D | edk2-licenses.txt | 10 this list of conditions and the following disclaimer.
19 (except for failure to satisfy the conditions of this license) patent
155 this document.
212 * git format-patch is one way to create this format
232 agreement is included below in this document.
394 this document.
447 * git format-patch is one way to create this format
459 agreement is included below in this document.
607 this list of conditions and the following disclaimer.
696 this list of conditions, and the following disclaimer.
[all …]
|
| /qemu/docs/interop/ |
| H A D | qcow2.txt | 116 be present if this bit is set.
144 clears the respective bits from this field first.
291 the header extension data. Each entry look like this:
489 bit in this context.
505 (although this limit could be relaxed by putting reserved bits into
567 section), this is always 0.
597 sector used by this compressed cluster.
616 is calculated using this formula:
654 so this field is not used.
878 calculated like this:
[all …]
|
| H A D | vhost-user.rst | 294 :size: a 64-bit size of this area
308 :mmap offset: a 64-bit offset of this area from the start
422 bit was dedicated for this purpose::
518 require this protocol feature.
561 used ring is logged at this offset from log start. Also note that this
730 using this fd communication channel.
748 this problem, the back-end need to allocate an extra buffer to store this
787 /* The version of this region. It's 1 currently.
894 /* The version of this region. It's 1 currently.
1232 covered by this message.
[all …]
|
| /qemu/qapi/ |
| H A D | qdev.json | 25 # properties are not included in the output of this command.
47 # JSON syntax with a structure identical to the arguments of this
58 # 2. For detailed information about this command, please refer to
75 # to the schema in this form. It should be qapified properly, or
95 # Notes: When this command completes, the device may not be removed
123 # the guest. At this point, it's safe to reuse the specified device
|
| H A D | introspect.json | 21 # events are available in this QEMU, and their parameters and results.
46 # QMP wire ABI, and therefore not returned by this command.
84 # always referenced by this name. Commands and events have the
116 # @json-type: the JSON type used for this type on the wire.
152 # Values of this type are JSON string on the wire.
183 # Values of this type are JSON array on the wire.
199 # @members with this name must exist.
206 # Values of this type are JSON object on the wire.
228 # parameter is optional, and defaults to this value.
264 # On the wire, this can be any of the members.
|
| H A D | pci.json | 30 # @bar: the index of the Base Address Register for this region
62 # @io_range: The PIO range for all devices on this bridge
64 # @memory_range: The MMIO range for all devices on this bridge
67 # on this bridge
84 # @devices: a list of @PciDeviceInfo for each device on this bridge
167 # @devices: a list of devices on this bus
|
| /qemu/docs/specs/ |
| H A D | pci-testdev.rst | 21 * any other value if test not supported on this BAR
24 uint32_t offset; /* read-only, offset in this BAR for a given test */
33 tests with higher numbers. In this way a guest can scan test numbers until it
34 detects an access type that it does not support on this BAR, then stop.
|
| /qemu/qga/vss-win32/ |
| H A D | vss-common.h | 88 return *this;
93 *this = NULL; in replace()
103 ~COMPointer() { *this = NULL; } /* Automatic release */ in ~COMPointer()
|
| /qemu/python/ |
| H A D | README.rst | 8 ``setup.py`` is used by ``pip`` to install this tooling to the current
19 this will fail; you want the first invocation above.
28 packages for testing this package. They are not runtime requirements,
46 1. Set your PYTHONPATH environment variable to include this source
68 Files in this directory
82 this package; it is referenced by ``setup.cfg``.
|
| /qemu/target/ppc/translate/ |
| H A D | misc-impl.c.inc | 17 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
47 * older processors. It also added the SC field, zero this to ignore
67 * We do this on ptesync (l == 2) on ppc64 and any sync on ppc32.
69 * Additionally, this can only happen in kernel mode however so
121 * cacheable accesses. TCG_BAR_SC is required to provide this
133 * as this is not an instruction software should be using,
|