Home
last modified time | relevance | path

Searched refs:Clock (Results 1 – 25 of 81) sorted by relevance

1234

/qemu/include/hw/
H A Dclock.h23 OBJECT_DECLARE_SIMPLE_TYPE(Clock, CLOCK)
71 struct Clock { struct
89 Clock *source; argument
90 QLIST_HEAD(, Clock) children;
91 QLIST_ENTRY(Clock) sibling;
114 void clock_setup_canonical_path(Clock *clk);
150 void clock_clear_callback(Clock *clk);
162 void clock_set_source(Clock *clk, Clock *src);
188 bool clock_set(Clock *clk, uint64_t value);
210 void clock_propagate(Clock *clk);
[all …]
H A Dqdev-clock.h33 Clock *qdev_init_clock_in(DeviceState *dev, const char *name,
46 Clock *qdev_init_clock_out(DeviceState *dev, const char *name);
56 Clock *qdev_get_clock_in(DeviceState *dev, const char *name);
66 Clock *qdev_get_clock_out(DeviceState *dev, const char *name);
79 void qdev_connect_clock_in(DeviceState *dev, const char *name, Clock *source);
94 Clock *qdev_alias_clock(DeviceState *dev, const char *name,
125 type_check(Clock *, typeof_field(devstate, field)))
/qemu/hw/core/
H A Dclock.c21 void clock_setup_canonical_path(Clock *clk) in clock_setup_canonical_path()
30 Clock *clk; in clock_new()
50 void clock_clear_callback(Clock *clk) in clock_clear_callback()
89 Clock *child; in clock_propagate_period()
109 void clock_propagate(Clock *clk) in clock_propagate()
115 void clock_set_source(Clock *clk, Clock *src) in clock_set_source()
140 char *clock_display_freq(Clock *clk) in clock_display_freq()
163 Clock *clk = CLOCK(obj); in clock_initfn()
173 Clock *clk = CLOCK(obj); in clock_finalizefn()
174 Clock *child, *next; in clock_finalizefn()
[all …]
H A Dclock-vmstate.c19 Clock *clk = opaque; in muldiv_needed()
26 Clock *clk = opaque; in clock_pre_load()
45 VMSTATE_UINT32(multiplier, Clock),
46 VMSTATE_UINT32(divider, Clock),
57 VMSTATE_UINT64(period, Clock),
H A Dqdev-clock.c25 bool output, Clock *clk) in qdev_init_clocklist()
102 Clock *qdev_init_clock_out(DeviceState *dev, const char *name) in qdev_init_clock_out()
113 Clock *qdev_init_clock_in(DeviceState *dev, const char *name, in qdev_init_clock_in()
134 Clock **clkp; in qdev_init_clocks()
160 Clock *qdev_get_clock_in(DeviceState *dev, const char *name) in qdev_get_clock_in()
177 Clock *qdev_get_clock_out(DeviceState *dev, const char *name) in qdev_get_clock_out()
194 Clock *qdev_alias_clock(DeviceState *dev, const char *name, in qdev_alias_clock()
208 void qdev_connect_clock_in(DeviceState *dev, const char *name, Clock *source) in qdev_connect_clock_in()
/qemu/include/hw/misc/
H A Dstm32l4x5_rcc.h148 Clock *srcs[RCC_NUM_CLOCK_MUX_SRC];
149 Clock *out;
166 Clock *in;
218 Clock *gnd;
219 Clock *hsi16_rc;
220 Clock *msi_rc;
221 Clock *hse;
222 Clock *lsi_rc;
223 Clock *lse_crystal;
224 Clock *sai1_extclk;
[all …]
H A Dbcm2835_cprman.h133 Clock *xosc_in;
134 Clock *out;
151 Clock *pll_in;
152 Clock *out;
167 Clock *srcs[CPRMAN_NUM_CLOCK_MUX_SRC];
168 Clock *out;
186 Clock *plla_in;
187 Clock *plld_in;
188 Clock *out;
206 Clock *xosc;
[all …]
H A Dnpcm7xx_clk.h98 Clock *clock_in;
99 Clock *clock_out;
120 Clock *clock_in[NPCM7XX_CLK_SEL_MAX_INPUT];
121 Clock *clock_out;
144 Clock *clock_in;
145 Clock *clock_out;
174 Clock *clkref;
H A Dnpcm7xx_mft.h57 Clock *clock_in;
58 Clock *clock_1, *clock_2;
/qemu/docs/devel/
H A Dclocks.rst29 | Clock 1 | | Device B | | Device C |
31 | |>>-+-->>|Clock 2| |Clock 3|>>--->>|Clock 6| |
35 | | |Clock 4|>>
39 | | |Clock 5|>>--->>|Clock 7| |
109 Clock *clk_in;
110 Clock *clk_out;
157 Clock callbacks
243 | |Clock 1|>>-->>|Clock 2|>>+-->>|Clock 3| |Clock 5|>>>>|Clock 6|>>
258 clocks get the new clock period value: *Clock 2*, *Clock 3* and *Clock 4*.
263 Clock multiplier and divider settings
[all …]
/qemu/include/hw/timer/
H A Darmv7m_systick.h46 Clock *refclk;
47 Clock *cpuclk;
H A Dcmsdk-apb-timer.h37 Clock *pclk;
/qemu/include/hw/arm/
H A Dstm32f100_soc.h57 Clock *sysclk;
58 Clock *refclk;
H A Dmsf2-soc.h58 Clock *m3clk;
59 Clock *refclk;
H A Dstm32f205_soc.h68 Clock *sysclk;
69 Clock *refclk;
H A Dstm32f405_soc.h71 Clock *sysclk;
72 Clock *refclk;
H A Darmv7m.h95 Clock *refclk;
96 Clock *cpuclk;
H A Darmsse.h219 Clock *mainclk;
220 Clock *s32kclk;
/qemu/docs/system/arm/
H A Dnrf.rst23 * Clock controller
34 * Real-Time Clock (RTC) controller
H A Dstm32.rst55 * Real-Time Clock (RTC) controller
56 * Reset and Clock Controller (RCC)
/qemu/include/qemu/
H A Dtypedefs.h38 typedef struct Clock Clock; typedef
/qemu/hw/misc/
H A Dbcm2835_cprman.c381 Clock *src = src_is_plld ? s->plld_in : s->plla_in; in dsi0hsck_mux_update()
695 Clock *td0 = s->clock_muxes[CPRMAN_CLOCK_TD0].out; in connect_mux_sources()
696 Clock *td1 = s->clock_muxes[CPRMAN_CLOCK_TD1].out; in connect_mux_sources()
699 Clock * const CLK_SRC_MAPPING[] = { in connect_mux_sources()
708 Clock *src; in connect_mux_sources()
742 Clock *parent_clk = s->plls[parent].out; in cprman_realize()
/qemu/include/hw/mips/
H A Dcps.h47 Clock *clock;
/qemu/include/hw/watchdog/
H A Dcmsdk-apb-watchdog.h57 Clock *wdogclk;
/qemu/include/hw/adc/
H A Dnpcm7xx_adc.h55 Clock *clock;

1234