Home
last modified time | relevance | path

Searched refs:d1vga_control (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/radeon/
H A Dradeon_bios.c279 u32 d1vga_control; local
288 d1vga_control = RREG32(AVIVO_D1VGA_CONTROL);
313 WREG32(AVIVO_D1VGA_CONTROL, d1vga_control);
325 uint32_t d1vga_control; local
337 d1vga_control = RREG32(AVIVO_D1VGA_CONTROL);
385 WREG32(AVIVO_D1VGA_CONTROL, d1vga_control);
396 uint32_t d1vga_control; local
412 d1vga_control = RREG32(AVIVO_D1VGA_CONTROL);
458 WREG32(AVIVO_D1VGA_CONTROL, d1vga_control);
476 uint32_t d1vga_control; local
[all …]
/dragonfly/sys/dev/drm/amd/amdgpu/
H A Dcik.c893 u32 d1vga_control = 0; in cik_read_disabled_bios() local
901 d1vga_control = RREG32(mmD1VGA_CONTROL); in cik_read_disabled_bios()
912 (d1vga_control & ~(D1VGA_CONTROL__D1VGA_MODE_ENABLE_MASK | in cik_read_disabled_bios()
927 WREG32(mmD1VGA_CONTROL, d1vga_control); in cik_read_disabled_bios()
H A Dvi.c377 u32 d1vga_control = 0; in vi_read_disabled_bios() local
385 d1vga_control = RREG32(mmD1VGA_CONTROL); in vi_read_disabled_bios()
396 (d1vga_control & ~(D1VGA_CONTROL__D1VGA_MODE_ENABLE_MASK | in vi_read_disabled_bios()
411 WREG32(mmD1VGA_CONTROL, d1vga_control); in vi_read_disabled_bios()
H A Dgmc_v9_0.c801 u32 d1vga_control = RREG32_SOC15(DCE, 0, mmD1VGA_CONTROL); in gmc_v9_0_get_vbios_fb_size()
812 if (REG_GET_FIELD(d1vga_control, D1VGA_CONTROL, D1VGA_MODE_ENABLE)) { in gmc_v9_0_get_vbios_fb_size()
H A Dgmc_v7_0.c958 u32 d1vga_control = RREG32(mmD1VGA_CONTROL); in gmc_v7_0_get_vbios_fb_size() local
961 if (REG_GET_FIELD(d1vga_control, D1VGA_CONTROL, D1VGA_MODE_ENABLE)) { in gmc_v7_0_get_vbios_fb_size()
H A Dgmc_v8_0.c1076 u32 d1vga_control = RREG32(mmD1VGA_CONTROL); in gmc_v8_0_get_vbios_fb_size() local
1079 if (REG_GET_FIELD(d1vga_control, D1VGA_CONTROL, D1VGA_MODE_ENABLE)) { in gmc_v8_0_get_vbios_fb_size()