/dragonfly/lib/libc/stdlib/ |
H A D | random.c | 183 static uint32_t *rptr = &randtbl[1]; variable 251 rptr = &state[0]; in srandom() 322 rptr = &state[0]; in srandomdev() 363 state[-1] = MAX_TYPES * (rptr - state) + rand_type; in initstate() 396 int_arg_state[0] = MAX_TYPES * (rptr - state) + rand_type; in initstate() 433 state[-1] = MAX_TYPES * (rptr - state) + rand_type; in setstate() 450 rptr = &state[rear]; in setstate() 487 f = fptr; r = rptr; in random() 499 fptr = f; rptr = r; in random()
|
/dragonfly/sys/dev/drm/amd/amdgpu/ |
H A D | tonga_ih.c | 86 adev->irq.ih.rptr = 0; in tonga_ih_disable_interrupts() 212 wptr, adev->irq.ih.rptr, (wptr + 16) & adev->irq.ih.ptr_mask); in tonga_ih_get_wptr() 213 adev->irq.ih.rptr = (wptr + 16) & adev->irq.ih.ptr_mask; in tonga_ih_get_wptr() 230 u32 ring_index = adev->irq.ih.rptr >> 2; in tonga_ih_prescreen_iv() 245 adev->irq.ih.rptr += 16; in tonga_ih_prescreen_iv() 261 u32 ring_index = adev->irq.ih.rptr >> 2; in tonga_ih_decode_iv() 277 adev->irq.ih.rptr += 16; in tonga_ih_decode_iv() 292 adev->irq.ih.ring[adev->irq.ih.rptr_offs] = adev->irq.ih.rptr; in tonga_ih_set_rptr() 294 adev->wb.wb[adev->irq.ih.rptr_offs] = adev->irq.ih.rptr; in tonga_ih_set_rptr() 295 WDOORBELL32(adev->irq.ih.doorbell_index, adev->irq.ih.rptr); in tonga_ih_set_rptr() [all …]
|
H A D | amdgpu_ih.c | 76 adev->irq.ih.rptr = 0; in amdgpu_ih_ring_init() 164 DRM_DEBUG("%s: rptr %d, wptr %d\n", __func__, adev->irq.ih.rptr, wptr); in amdgpu_ih_process() 169 while (adev->irq.ih.rptr != wptr) { in amdgpu_ih_process() 170 u32 ring_index = adev->irq.ih.rptr >> 2; in amdgpu_ih_process() 174 adev->irq.ih.rptr &= adev->irq.ih.ptr_mask; in amdgpu_ih_process() 185 adev->irq.ih.rptr &= adev->irq.ih.ptr_mask; in amdgpu_ih_process() 194 if (wptr != adev->irq.ih.rptr) in amdgpu_ih_process()
|
H A D | cz_ih.c | 90 adev->irq.ih.rptr = 0; in cz_ih_disable_interrupts() 201 wptr, adev->irq.ih.rptr, (wptr + 16) & adev->irq.ih.ptr_mask); in cz_ih_get_wptr() 202 adev->irq.ih.rptr = (wptr + 16) & adev->irq.ih.ptr_mask; in cz_ih_get_wptr() 219 u32 ring_index = adev->irq.ih.rptr >> 2; in cz_ih_prescreen_iv() 234 adev->irq.ih.rptr += 16; in cz_ih_prescreen_iv() 250 u32 ring_index = adev->irq.ih.rptr >> 2; in cz_ih_decode_iv() 266 adev->irq.ih.rptr += 16; in cz_ih_decode_iv() 278 WREG32(mmIH_RB_RPTR, adev->irq.ih.rptr); in cz_ih_set_rptr()
|
H A D | iceland_ih.c | 90 adev->irq.ih.rptr = 0; in iceland_ih_disable_interrupts() 201 wptr, adev->irq.ih.rptr, (wptr + 16) & adev->irq.ih.ptr_mask); in iceland_ih_get_wptr() 202 adev->irq.ih.rptr = (wptr + 16) & adev->irq.ih.ptr_mask; in iceland_ih_get_wptr() 219 u32 ring_index = adev->irq.ih.rptr >> 2; in iceland_ih_prescreen_iv() 234 adev->irq.ih.rptr += 16; in iceland_ih_prescreen_iv() 250 u32 ring_index = adev->irq.ih.rptr >> 2; in iceland_ih_decode_iv() 266 adev->irq.ih.rptr += 16; in iceland_ih_decode_iv() 278 WREG32(mmIH_RB_RPTR, adev->irq.ih.rptr); in iceland_ih_set_rptr()
|
H A D | vega10_ih.c | 73 adev->irq.ih.rptr = 0; in vega10_ih_disable_interrupts() 212 wptr, adev->irq.ih.rptr, tmp); in vega10_ih_get_wptr() 213 adev->irq.ih.rptr = tmp; in vega10_ih_get_wptr() 231 u32 ring_index = adev->irq.ih.rptr >> 2; in vega10_ih_prescreen_iv() 306 adev->irq.ih.rptr += 32; in vega10_ih_prescreen_iv() 322 u32 ring_index = adev->irq.ih.rptr >> 2; in vega10_ih_decode_iv() 350 adev->irq.ih.rptr += 32; in vega10_ih_decode_iv() 365 adev->irq.ih.ring[adev->irq.ih.rptr_offs] = adev->irq.ih.rptr; in vega10_ih_set_rptr() 367 adev->wb.wb[adev->irq.ih.rptr_offs] = adev->irq.ih.rptr; in vega10_ih_set_rptr() 368 WDOORBELL32(adev->irq.ih.doorbell_index, adev->irq.ih.rptr); in vega10_ih_set_rptr() [all …]
|
H A D | amdgpu_ih.h | 48 unsigned rptr; member
|
/dragonfly/sys/dev/drm/radeon/ |
H A D | radeon_ring.c | 80 uint32_t rptr = radeon_ring_get_rptr(rdev, ring); in radeon_ring_free_size() local 83 ring->ring_free_dw = rptr + (ring->ring_size / 4); in radeon_ring_free_size() 249 uint32_t rptr = radeon_ring_get_rptr(rdev, ring); in radeon_ring_test_lockup() local 253 if (rptr != atomic_read(&ring->last_rptr)) { in radeon_ring_test_lockup() 468 uint32_t rptr, wptr, rptr_next; in radeon_debugfs_ring_info() local 478 rptr = radeon_ring_get_rptr(rdev, ring); in radeon_debugfs_ring_info() 480 rptr, rptr); in radeon_debugfs_ring_info() 504 i = (rptr + ring->ptr_mask + 1 - 32) & ring->ptr_mask; in radeon_debugfs_ring_info() 507 if (rptr == i) in radeon_debugfs_ring_info()
|
H A D | r600_dma.c | 52 u32 rptr; in r600_dma_get_rptr() local 55 rptr = rdev->wb.wb[ring->rptr_offs/4]; in r600_dma_get_rptr() 57 rptr = RREG32(DMA_RB_RPTR); in r600_dma_get_rptr() 59 return (rptr & 0x3fffc) >> 2; in r600_dma_get_rptr()
|
H A D | ni_dma.c | 54 u32 rptr, reg; in cayman_dma_get_rptr() local 57 rptr = rdev->wb.wb[ring->rptr_offs/4]; in cayman_dma_get_rptr() 64 rptr = RREG32(reg); in cayman_dma_get_rptr() 67 return (rptr & 0x3fffc) >> 2; in cayman_dma_get_rptr()
|
/dragonfly/sbin/hammer/ |
H A D | cmd_history.c | 153 char *rptr; in parse_attr() local 162 offset = strtoll(s + 1, &rptr, 0); in parse_attr() 164 *rptr = '\0'; /* side effect */ in parse_attr() 170 if (*rptr == ',') { in parse_attr() 172 length = strtol(rptr + 1, NULL, 0); in parse_attr() 174 err(1, "%s", rptr); in parse_attr()
|
/dragonfly/sys/netgraph/echo/ |
H A D | ng_echo.c | 85 struct ng_mesg **rptr) in nge_rcvmsg() argument 87 if (rptr) { in nge_rcvmsg() 89 *rptr = msg; in nge_rcvmsg()
|
/dragonfly/libexec/rbootd/ |
H A D | defs.h | 101 #define EnetStr(rptr) GetEtherAddr(&(rptr)->rmp.hp_hdr.saddr[0]) argument
|
/dragonfly/sys/netgraph/ |
H A D | ng_sample.c | 260 struct ng_mesg *msg, const char *retaddr, struct ng_mesg **rptr) in ng_xxx_rcvmsg() argument 302 if (rptr) in ng_xxx_rcvmsg() 303 *rptr = resp; in ng_xxx_rcvmsg()
|
H A D | netgraph.h | 245 #define NG_RESPOND_MSG(error, here, retaddr, resp, rptr) \ argument 247 if (rptr) { \ 248 *rptr = resp; \
|
/dragonfly/sys/netgraph/tee/ |
H A D | ng_tee.c | 203 struct ng_mesg **rptr) in ngt_rcvmsg() argument 256 if (rptr) in ngt_rcvmsg() 257 *rptr = resp; in ngt_rcvmsg()
|
/dragonfly/sys/netgraph/one2many/ |
H A D | ng_one2many.c | 265 const char *retaddr, struct ng_mesg **rptr) in ng_one2many_rcvmsg() argument 373 if (rptr) in ng_one2many_rcvmsg() 374 *rptr = resp; in ng_one2many_rcvmsg()
|
/dragonfly/sys/netgraph/bpf/ |
H A D | ng_bpf.c | 261 struct ng_mesg **rptr) in ng_bpf_rcvmsg() argument 357 if (rptr) in ng_bpf_rcvmsg() 358 *rptr = resp; in ng_bpf_rcvmsg()
|
/dragonfly/sys/netgraph/ksocket/ |
H A D | ng_ksocket.c | 638 const char *raddr, struct ng_mesg **rptr) in ng_ksocket_rcvmsg() argument 705 rptr != NULL ? &resp : NULL); in ng_ksocket_rcvmsg() 864 if (rptr) in ng_ksocket_rcvmsg() 865 *rptr = resp; in ng_ksocket_rcvmsg() 1149 ng_ksocket_finish_accept(priv_p priv, struct ng_mesg **rptr) in ng_ksocket_finish_accept() argument 1219 if (rptr != NULL) in ng_ksocket_finish_accept() 1220 *rptr = resp; in ng_ksocket_finish_accept()
|
/dragonfly/sys/netgraph/eiface/ |
H A D | ng_eiface.c | 385 const char *retaddr, struct ng_mesg **rptr) in ng_eiface_rcvmsg() argument 488 if (rptr) in ng_eiface_rcvmsg() 489 *rptr = resp; in ng_eiface_rcvmsg()
|
/dragonfly/sys/netgraph/vjc/ |
H A D | ng_vjc.c | 298 const char *raddr, struct ng_mesg **rptr) in ng_vjc_rcvmsg() argument 393 if (rptr) in ng_vjc_rcvmsg() 394 *rptr = resp; in ng_vjc_rcvmsg()
|
/dragonfly/sys/netgraph/cisco/ |
H A D | ng_cisco.c | 249 const char *retaddr, struct ng_mesg **rptr) in cisco_rcvmsg() argument 335 if (rptr) in cisco_rcvmsg() 336 *rptr = resp; in cisco_rcvmsg()
|
/dragonfly/sys/netgraph/async/ |
H A D | ng_async.c | 285 const char *rtn, struct ng_mesg **rptr) in nga_rcvmsg() argument 355 if (rptr) in nga_rcvmsg() 356 *rptr = resp; in nga_rcvmsg()
|
/dragonfly/sys/netgraph/ether/ |
H A D | ng_ether.c | 399 const char *retaddr, struct ng_mesg **rptr) in ng_ether_rcvmsg() argument 491 if (rptr) in ng_ether_rcvmsg() 492 *rptr = resp; in ng_ether_rcvmsg()
|
/dragonfly/sys/netgraph/tty/ |
H A D | ng_tty.c | 601 struct ng_mesg **rptr) in ngt_rcvmsg() argument 638 if (rptr) in ngt_rcvmsg() 639 *rptr = resp; in ngt_rcvmsg()
|