Home
last modified time | relevance | path

Searched refs:ve0 (Results 1 – 25 of 129) sorted by path

123456

/dports/biology/ugene/ugene-40.1/data/snp_scripts/
H A Dpdb_uniprot_chain_map.lst.253597 1ve0 A Q96YV5
112801 2ve0 A Q9UVQ5
202458 3ve0 A ?
202459 3ve0 B ?
202460 3ve0 I Q66814
202461 3ve0 J Q66814
/dports/chinese/scim-tables/scim-tables-0.5.10/tables/zh/
H A DDayi3.txt.in16509 ve0 瓠 100
/dports/devel/aarch64-none-elf-gcc/gcc-8.4.0/gcc/testsuite/c-c++-common/goacc/
H A Ddeclare-1.c37 extern int ve0; in f()
38 #pragma acc declare create(ve0) in f()
H A Ddeclare-2.c57 extern int ve0; in f()
58 #pragma acc declare copy(ve0) /* { dg-error "invalid use of" } */ in f()
/dports/devel/aarch64-none-elf-gcc/gcc-8.4.0/gcc/testsuite/gcc.dg/cpp/
H A Dpaste2.c55 if (glue3 (fi, ve0 !,= glue (EMPTY 5, 0))) in main()
/dports/devel/arm-none-eabi-gcc/gcc-8.4.0/gcc/testsuite/c-c++-common/goacc/
H A Ddeclare-1.c37 extern int ve0; in f()
38 #pragma acc declare create(ve0) in f()
H A Ddeclare-2.c57 extern int ve0; in f()
58 #pragma acc declare copy(ve0) /* { dg-error "invalid use of" } */ in f()
/dports/devel/arm-none-eabi-gcc/gcc-8.4.0/gcc/testsuite/gcc.dg/cpp/
H A Dpaste2.c55 if (glue3 (fi, ve0 !,= glue (EMPTY 5, 0))) in main()
/dports/devel/arm-none-eabi-gcc492/gcc-4.9.2/gcc/testsuite/gcc.dg/cpp/
H A Dpaste2.c51 if (glue3 (fi, ve0 !,= glue (EMPTY 5, 0))) in main()
/dports/devel/avr-gcc/gcc-10.2.0/gcc/testsuite/c-c++-common/goacc/
H A Ddeclare-1.c44 extern int ve0; in f()
45 #pragma acc declare create(ve0) in f()
121 extern int ve0; in f_2()
122 #pragma acc declare create(ve0) in f_2()
202 extern int ve0; in f_data()
203 # pragma acc declare create(ve0) in f_data()
H A Ddeclare-2.c52 extern int ve0; in f()
53 #pragma acc declare copy(ve0) /* { dg-error "invalid use of" } */ in f()
81 extern int ve0; in f_data()
82 # pragma acc declare copy(ve0) /* { dg-error "invalid use of" } */ in f_data()
/dports/devel/avr-gcc/gcc-10.2.0/gcc/testsuite/gcc.dg/cpp/
H A Dpaste2.c55 if (glue3 (fi, ve0 !,= glue (EMPTY 5, 0))) in main()
/dports/devel/hwloc2/hwloc-2.5.0/
H A DNEWS43 "VectorEngine" and name "ve0", etc.
/dports/devel/hwloc2/hwloc-2.5.0/doc/
H A Dhwloc.doxy1522 <li><em>ve0</em> for the first NEC Vector Engine device
/dports/devel/hwloc2/hwloc-2.5.0/tests/hwloc/linux/
H A D32intel64-2p8co2t+8ve.output60 …ctorEngineLLCSize=16384 VectorEngineL2Size=256 VectorEngineL1dSize=32 VectorEngineL1iSize=32) "ve0"
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/test/CodeGen/AMDGPU/
H A Drename-disconnected-bug.ll30 %ve0 = extractelement <4 x float> %v3, i32 0
31 store float %ve0, float addrspace(3)* undef, align 4
H A Dundefined-subreg-liverange.ll35 %ve0 = extractelement <4 x float> %v3, i32 0
36 store float %ve0, float addrspace(3)* undef, align 4
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/test/CodeGen/AMDGPU/
H A Drename-disconnected-bug.ll30 %ve0 = extractelement <4 x float> %v3, i32 0
31 store float %ve0, float addrspace(3)* undef, align 4
H A Dundefined-subreg-liverange.ll35 %ve0 = extractelement <4 x float> %v3, i32 0
36 store float %ve0, float addrspace(3)* undef, align 4
/dports/devel/llvm10/llvm-10.0.1.src/test/CodeGen/AMDGPU/
H A Drename-disconnected-bug.ll30 %ve0 = extractelement <4 x float> %v3, i32 0
31 store float %ve0, float addrspace(3)* undef, align 4
H A Dundefined-subreg-liverange.ll24 %ve0 = extractelement <4 x float> %v3, i32 0
25 store float %ve0, float addrspace(3)* undef, align 4
/dports/devel/llvm11/llvm-11.0.1.src/test/CodeGen/AMDGPU/
H A Drename-disconnected-bug.ll30 %ve0 = extractelement <4 x float> %v3, i32 0
31 store float %ve0, float addrspace(3)* undef, align 4
H A Dundefined-subreg-liverange.ll35 %ve0 = extractelement <4 x float> %v3, i32 0
36 store float %ve0, float addrspace(3)* undef, align 4
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/test/CodeGen/AMDGPU/
H A Drename-disconnected-bug.ll30 %ve0 = extractelement <4 x float> %v3, i32 0
31 store float %ve0, float addrspace(3)* undef, align 4
H A Dundefined-subreg-liverange.ll35 %ve0 = extractelement <4 x float> %v3, i32 0
36 store float %ve0, float addrspace(3)* undef, align 4

123456